Unit 11 - Week 10 - Principles of Pipelining: Assignment 10
Unit 11 - Week 10 - Principles of Pipelining: Assignment 10
Unit 11 - Week 10 - Principles of Pipelining: Assignment 10
reviewer3@nptel.iitm.ac.in ▼
Unit 11 - Week
10 - Principles of Pipelining
Course
outline
Assignment 10
The due date for submitting this assignment has passed.
How to access As per our records you have not submitted this Due on 2018-10-10, 23:59 IST.
the portal assignment.
Week 1 - 1) How many latches are required in an n-stage pipelined processor. 1 point
Introduction &
Language of Bits n
Week 2 - n-1
Assembly
2n
Language
n/2
Week 3 -
Assembly No, the answer is incorrect.
Language Score: 0
Accepted Answers:
Week 4 - ARM &
n-1
x86 Assembly
Language 2) When multiple instructions are processed simultaneously during the execution of a 1 point
program, this is called
Week 5 - x86
Assembly
Multitasking
Language
Multiprogramming
Week 6 - A
Primer on Digital Hardwired control
Logic
Pipelining
RAW hazard
WAW hazard
WAR hazard
NO hazard
6) The notion of stopping a pipeline stage from accepting and processing new data is called 1 point
Pipeline pre-processing
Pipeline flush
Pipeline interlock
Size
Throughput
Cycle rate
Complexity
True
False
9) A branch instruction is known as a _________ if the processor assumes that all the 1 point
succceeding instructions that are fetched before its outcome has been determined, are on the correct
path.
Taken branch
Frozen branch
Delayed branch
Data hazard
Structural hazard
Pipeline hazard
Stall