Snx4Hc244 Octal Buffers and Line Drivers With 3-State Outputs
Snx4Hc244 Octal Buffers and Line Drivers With 3-State Outputs
Snx4Hc244 Octal Buffers and Line Drivers With 3-State Outputs
SN54HC244, SN74HC244
SCLS130E – DECEMBER 1982 – REVISED MAY 2016
• Telecom Infrastructure (1) For all available packages, see the orderable addendum at
the end of the data sheet.
• Motor Drivers
• I/O Expanders
Logic Diagram (Positive Logic)
1OE 1 2OE 19
2 18 1Y1 11 9 1Y1
1A1 2A1
4 16 1Y1 13 7 1Y1
1A2 2A2
6 14 1Y1 15 5 1Y1
1A3 2A3
8 12 1Y4 17 3 1Y4
1A4 2A4
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN54HC244, SN74HC244
SCLS130E – DECEMBER 1982 – REVISED MAY 2016 www.ti.com
Table of Contents
1 Features .................................................................. 1 8.1 Overview ................................................................ 11
2 Applications ........................................................... 1 8.2 Functional Block Diagram ....................................... 11
3 Description ............................................................. 1 8.3 Feature Description................................................. 11
8.4 Device Functional Modes ....................................... 11
4 Revision History..................................................... 2
5 Pin Configuration and Functions ......................... 3 9 Application and Implementation ........................ 12
9.1 Application Information............................................ 12
6 Specifications......................................................... 4
9.2 Typical Application .................................................. 12
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings.............................................................. 4 10 Power Supply Recommendations ..................... 13
6.3 Recommended Operating Conditions....................... 4 11 Layout................................................................... 13
6.4 Thermal Information .................................................. 5 11.1 Layout Guidelines ................................................. 13
6.5 Electrical Characteristics........................................... 5 11.2 Layout Example .................................................... 13
6.6 Electrical Characteristics – SN54HC244 .................. 5 12 Device and Documentation Support ................. 14
6.7 Electrical Characteristics – SN74HC244 .................. 6 12.1 Related Links ........................................................ 14
6.8 Switching Characteristics .......................................... 6 12.2 Community Resources.......................................... 14
6.9 Switching Characteristics – CL = 50 pF .................... 7 12.3 Trademarks ........................................................... 14
6.10 Switching Characteristics – CL = 150 pF ................ 7 12.4 Electrostatic Discharge Caution ............................ 14
6.11 Typical Characteristic.............................................. 8 12.5 Glossary ................................................................ 14
7 Parameter Measurement Information .................. 9 13 Mechanical, Packaging, and Orderable
8 Detailed Description ............................................ 11 Information ........................................................... 14
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section .................................................................................................. 1
• Added Military Disclaimer to Features section ....................................................................................................................... 1
• Added Applications section .................................................................................................................................................... 1
• Removed Ordering Information table ..................................................................................................................................... 1
• Added Device Information table ............................................................................................................................................. 1
VCC
1OE
2OE
2Y4
1A1
1OE 1 20 VCC
1A1 2 19 2OE
20
19
2Y4 3 18 1Y1
1A2 4 18 1Y1
1A2 4 17 2A4
2Y3 5 17 2A4
2Y3 5 16 1Y2
1A3 6 16 1Y2
1A3 6 15 2A3
2Y2 7 15 2A3
2Y2 7 14 1Y3
1A4 8 14 1Y3
1A4 8 13 2A2
10
12
13
11
2Y1 9 12 1Y4
9
GND 10 11 2A1
2Y1
GND
2A1
1Y4
2A2
Pin Functions
PIN
I/O DESCRIPTION
NO. NAME
1 1OE I Output Enable
2 1A1 I Input
3 2Y4 O Output
4 1A2 I Input
5 2Y3 O Output
6 1A3 I Input
7 2Y2 O Output
8 1A4 I Input
9 2Y1 O Output
10 GND — Ground
11 2A1 I Input
12 1Y4 O Output
13 2A2 I Input
14 1Y3 O Output
15 2A3 I Input
16 1Y2 O Output
17 2A4 I Input
18 1Y1 O Output
19 2OE I Output Enable
20 VCC — Power Pin
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Supply voltage range, VCC –0.5 7 V
(2)
Input clamp current, IIK VI < 0 or VI > VCC ±20 mA
Output clamp current, IOK VO < 0 or VO > VCC (2) ±20 mA
Continuous output current, IO VO = 0 or VCC ±35 mA
Continuous current through VCC or GND ±70 mA
Junction Temperature, TJ 150 °C
Storage temperature, Tstg –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. See the Texas Instruments application
report, Implications of Slow or Floating CMOS Inputs, SCBA004.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
50
40
tpd (ns)
30
20
10
CL 50pF
0 CL 150pF
2 3 4 5 6
VCC (V) C001
S1
Test
Point RL
From Output
Under Test
CL
S2
(see Note A)
VCC
Input 50% 50%
0V
tPLH tPHL
In-Phase VOH
90% 90%
Output 50% 50%
10% 10% V
OL
tr tf
tPHL tPLH
VOH
Out-of-Phase 90% 90%
50% 50%
Output 10% 10%
VOL
tf tr
VCC
Input 90% 90%
50% 50%
10% 10% 0 V
tr tf
Output
Control VCC
(Low-Level 50% 50%
Enabling) 0V
tPZL tPLZ
Output ≈VCC ≈VCC
Waveform 1 50%
(See Note B) 10% VOL
tPZH tPHZ
Output VOH
90%
Waveform 2 50%
(See Note B) ≈0 V
NOTE:
A. CL includes probe and test-fixture capacitance.
8 Detailed Description
8.1 Overview
The SNx4HC244 device is organized as two 4-bit buffers and line drivers with separate output-enable (OE)
inputs. When OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs
are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE
should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-
sinking capability of the driver.
1OE 1 2OE 19
2 18 1Y1 11 9 1Y1
1A1 2A1
4 16 1Y1 13 7 1Y1
1A2 2A2
6 14 1Y1 15 5 1Y1
1A3 2A3
8 12 1Y4 17 3 1Y4
1A4 2A4
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
SN74HC244
1OE VCC
A1 Y1
x MCU System
MCU or x x x
x x x Logic LEDS
System x
Logic x x x x
A4 Y4
GND
ten (ns)
50
40
30
20
10 CL 50pF
0 CL 150pF
2 3 4 5 6
VCC (V) C002
11 Layout
VCC Input
Unused Input Output Unused Input Output
Input
12.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
www.ti.com 10-Dec-2020
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
5962-8409601VRA ACTIVE CDIP J 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 5962-8409601VR
Non-Green A
SNV54HC244J
5962-8409601VSA ACTIVE CFP W 20 25 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 5962-8409601VS
Non-Green A
SNV54HC244W
84096012A ACTIVE LCCC FK 20 1 Non-RoHS & POST-PLATE N / A for Pkg Type -55 to 125 84096012A
Non-Green SNJ54HC
244FK
8409601RA ACTIVE CDIP J 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 8409601RA
Non-Green SNJ54HC244J
8409601SA ACTIVE CFP W 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 8409601SA
Non-Green SNJ54HC244W
JM38510/65705B2A ACTIVE LCCC FK 20 1 Non-RoHS & POST-PLATE N / A for Pkg Type -55 to 125 JM38510/
Non-Green 65705B2A
JM38510/65705BRA ACTIVE CDIP J 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 JM38510/
Non-Green 65705BRA
JM38510/65705BSA ACTIVE CFP W 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 JM38510/
Non-Green 65705BSA
M38510/65705B2A ACTIVE LCCC FK 20 1 Non-RoHS & POST-PLATE N / A for Pkg Type -55 to 125 JM38510/
Non-Green 65705B2A
M38510/65705BRA ACTIVE CDIP J 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 JM38510/
Non-Green 65705BRA
M38510/65705BSA ACTIVE CFP W 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 JM38510/
Non-Green 65705BSA
SN54HC244J ACTIVE CDIP J 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 SN54HC244J
Non-Green
SN74HC244ADBR ACTIVE SSOP DB 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244A
SN74HC244APWR ACTIVE TSSOP PW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244A
SN74HC244DBR ACTIVE SSOP DB 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244DW ACTIVE SOIC DW 20 25 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Orderable Device Status Package Type Package Pins Package Eco Plan Lead finish/ MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) Ball material (3) (4/5)
(6)
SN74HC244DWE4 ACTIVE SOIC DW 20 25 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244DWR ACTIVE SOIC DW 20 2000 RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244DWRE4 ACTIVE SOIC DW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244DWRG4 ACTIVE SOIC DW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244N ACTIVE PDIP N 20 20 RoHS & NIPDAU N / A for Pkg Type -40 to 85 SN74HC244N
Non-Green
SN74HC244NE4 ACTIVE PDIP N 20 20 RoHS & NIPDAU N / A for Pkg Type -40 to 85 SN74HC244N
Non-Green
SN74HC244NSR ACTIVE SO NS 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244NSRG4 ACTIVE SO NS 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244PW ACTIVE TSSOP PW 20 70 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244PWE4 ACTIVE TSSOP PW 20 70 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244PWG4 ACTIVE TSSOP PW 20 70 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244PWR ACTIVE TSSOP PW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244PWRE4 ACTIVE TSSOP PW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244PWRG4 ACTIVE TSSOP PW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244PWT ACTIVE TSSOP PW 20 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 HC244
SN74HC244QDWRG4Q1 ACTIVE SOIC DW 20 2000 RoHS & Green NIPDAU Level-1-260C-UNLIM HC244Q
SNJ54HC244FK ACTIVE LCCC FK 20 1 Non-RoHS & POST-PLATE N / A for Pkg Type -55 to 125 84096012A
Non-Green SNJ54HC
244FK
SNJ54HC244J ACTIVE CDIP J 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 8409601RA
Non-Green SNJ54HC244J
SNJ54HC244W ACTIVE CFP W 20 1 Non-RoHS & SNPB N / A for Pkg Type -55 to 125 8409601SA
Non-Green SNJ54HC244W
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 3
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
• Military: SN54HC244
• Space: SN54HC244-SP
Addendum-Page 4
PACKAGE MATERIALS INFORMATION
www.ti.com 30-Dec-2020
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 30-Dec-2020
Pack Materials-Page 2
PACKAGE OUTLINE
DW0020A SCALE 1.200
SOIC - 2.65 mm max height
SOIC
13.0 2X
12.6 11.43
NOTE 3
10
11
0.51
20X
7.6 0.31 2.65 MAX
B 0.25 C A B
7.4
NOTE 4
0.33
TYP
0.10
0.25
SEE DETAIL A GAGE PLANE
1.27 0.3
0 -8 0.40 0.1
DETAIL A
TYPICAL
4220724/A 05/2016
NOTES:
1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.
www.ti.com
EXAMPLE BOARD LAYOUT
DW0020A SOIC - 2.65 mm max height
SOIC
1
20
20X (0.6)
18X (1.27)
SYMM
(R0.05)
TYP
10 11
(9.3)
www.ti.com
EXAMPLE STENCIL DESIGN
DW0020A SOIC - 2.65 mm max height
SOIC
20X (2)
SYMM
1
20
20X (0.6)
18X (1.27)
SYMM
10 11
(9.3)
4220724/A 05/2016
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
PACKAGE OUTLINE
DB0020A SCALE 2.000
SSOP - 2 mm max height
SMALL OUTLINE PACKAGE
C
8.2
TYP
A 7.4
0.1 C
PIN 1 INDEX AREA SEATING
18X 0.65 PLANE
20
1
2X
7.5
5.85
6.9
NOTE 3
10
11 0.38
20X
0.22
5.6 0.1 C A B
B
5.0
NOTE 4
2 MAX
(0.15) TYP 0.25
SEE DETAIL A GAGE PLANE
DETAIL A
A 15
TYPICAL
4214851/B 08/2019
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.
www.ti.com
EXAMPLE BOARD LAYOUT
DB0020A SSOP - 2 mm max height
SMALL OUTLINE PACKAGE
1 (R0.05) TYP
20X (0.45) 20
SYMM
18X (0.65)
10 11
(7)
4214851/B 08/2019
NOTES: (continued)
www.ti.com
EXAMPLE STENCIL DESIGN
DB0020A SSOP - 2 mm max height
SMALL OUTLINE PACKAGE
SYMM
18X (0.65)
10 11
(7)
4214851/B 08/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated