Isolation: Chapter 3 CMOS Processing Technology
Isolation: Chapter 3 CMOS Processing Technology
Isolation: Chapter 3 CMOS Processing Technology
3.2.5 Isolation
Individual devices in a CMOS process need to be isolated from one another so that they
do not have unexpected interactions. In particular, channels should only be inverted
beneath transistor gates over the active area; wires running elsewhere shouldn’t create par-
asitic MOS channels. Moreover, the source/drain diffusions of unrelated transistors
should not interfere with each other.
The process flow in Section 1.5 was historically used to provide this isolation. The
transistor gate consists of a thin gate oxide layer. Elsewhere, a thicker layer of field oxide
separates polysilicon and metal wires from the substrate. The MOS sandwich formed by
the wire, thick oxide, and substrate behaves as an unwanted parasitic transistor. However,
the thick oxide effectively sets a threshold voltage greater than VDD that prevents the tran-
sistor from turning ON during normal operation. Actually, these field devices can be used
for I/O protection and are discussed in Section 13.6.2. The source and drain of the tran-
sistors form reverse-biased p–n junctions with the substrate or well, isolating them from
their neighbors.
The thick oxide used to be formed by a process called Local Oxidation of Silicon
(LOCOS). A problem with LOCOS-based processes is the transition between thick and
thin oxide, which extended some distance laterally to form a so-called bird’s beak. The lat-
eral distance is proportional to the oxide thickness, which limits the packing density of
transistors.
Starting around the 0.35 Rm node, shallow trench isolation (STI) was introduced to
avoid the problems with LOCOS. STI forms insulating trenches of SiO2 surrounding the
transistors (everywhere except the active area). The trench width is independent of its
depth, so transistors can be packed as closely as the lithography permits. The trenches iso-
late the wires from the substrate, preventing unwanted channel formation. They also
reduce the sidewall capacitance and junction leakage current of the source and drain.