Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Scribd Logo
Upload

Welcome to Scribd!

  • 72 views

    Time Allowed: 3 Hours Full Marks: 70: Answer To Question No.1 Is Compulsory and Answer Any Five Questions From The Rest

    Uploaded by

    chinmoyghorai
    This document contains questions for a Computer Organization and Architecture exam. It includes multiple choice and short answer questions about topics like instruction formats, floating point representation, cache memory mapping techniques, pipeline hazards, RISC architecture characteristics, DMA data transfer, addressing modes, Booth's multiplication algorithm, and microprogrammed control. Students are asked to answer 10 multiple choice questions, 5 short answer questions, and choose 5 of 8 longer answer questions to respond to in detail.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    Time Allowed: 3 Hours Full Marks: 70: Answer To Question No.1 Is Compulsory and Answer Any Five Questions From The Rest

    Uploaded by

    chinmoyghorai
    72 views2 pages
    This document contains questions for a Computer Organization and Architecture exam. It includes multiple choice and short answer questions about topics like instruction formats, floating point representation, cache memory mapping techniques, pipeline hazards, RISC architecture characteristics, DMA data transfer, addressing modes, Booth's multiplication algorithm, and microprogrammed control. Students are asked to answer 10 multiple choice questions, 5 short answer questions, and choose 5 of 8 longer answer questions to respond to in detail.

    Original Description:

    Original Title

    COA 2021

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document contains questions for a Computer Organization and Architecture exam. It includes multiple choice and short answer questions about topics like instruction formats, floating point representation, cache memory mapping techniques, pipeline hazards, RISC architecture characteristics, DMA data transfer, addressing modes, Booth's multiplication algorithm, and microprogrammed control. Students are asked to answer 10 multiple choice questions, 5 short answer questions, and choose 5 of 8 longer answer questions to respond to in detail.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    72 views2 pages

    Time Allowed: 3 Hours Full Marks: 70: Answer To Question No.1 Is Compulsory and Answer Any Five Questions From The Rest

    Uploaded by

    chinmoyghorai
    This document contains questions for a Computer Organization and Architecture exam. It includes multiple choice and short answer questions about topics like instruction formats, floating point representation, cache memory mapping techniques, pipeline hazards, RISC architecture characteristics, DMA data transfer, addressing modes, Booth's multiplication algorithm, and microprogrammed control. Students are asked to answer 10 multiple choice questions, 5 short answer questions, and choose 5 of 8 longer answer questions to respond to in detail.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 2

    337(S)

    March 2021

    COMPUTER ORGANISATION & ARCHITECTURE

    Time Allowed: 3 Hours Full Marks: 70

    Answer to Question No.1 is compulsory and Answer any five questions from the rest.

    1. A. Choose the correct answer from the given alternatives (any ten): 1x10

    i) The instruction 1111 111100001100 is a (a) direct memory reference instruction


    (b) indirect memory reference instruction (c) register reference instruction (d) input output
    instruction.

    ii) 01110000 represents (a) 0 (b) NaN (c) +∞ (d) -∞.

    iii) The largest floating point number that can be represented by 8 bit is (a) 01111111
    (b) 11111111 (c) 01101111 (d) 01111110.

    iv) If n is number of bits in exponent, the bias number can be calculated as (a) 2 n-1 (b) 2n
    (c) 2n-1 (d) 2n-1-1.

    v) In Booth’s algorithm, if the multiplier has n bits then the multiplicand should have (a) 1 bit
    (b) n bits (c) n+1 bits (d) 2n bits.

    vi) k-way set associative means (a) k blocks are present in a set (b) k sets are present in a
    block (c) k sets are present in the cache (d) none of these.

    vii) The three main components of a digital computer system are (a) Memory, IO, DMA
    (b) ALU, CPU, Memory (c) CU, ALU, Register (d) CPU, Memory, IO.

    viii) The second generation of computer used (a) transistors (b) IC (c) vacuum tube (d) LSI.

    ix) Processors of all computers, whether micro, mini or mainframe must have (a) ALU
    (b) Primary storage (c) Control Unit (d) all of these.

    x) In Which addressing mode is operand specified in the instruction itself? (a) Register mode
    (b) Immediate mode (c) Direct Address mode (d) Index Addressing mode.

    xi) The instruction LOAD is a (a) zero-address instruction (b) one-address instruction (c) two-
    address instruction (d) three-address instruction.

    xii) The number of fetch operation to execute instruction in immediate mode is (a) 0 (b) 1 (c) 2
    (d) none of these.

    B. Answer the following questions (any five): 5x2

    i) What is Program Counter?


    ii) What is IO processor?
    iii) Write full form of RISC and CISC.
    iv) What is a super computer?
    v) How does a computer differ from a calculator?
    vi) What is bus?
    vii) What do you mean by Effective Address?

    1
    2. Write short notes on the followings (any two): 5+5
    a) IO processor
    b) Vector Processing
    c) Memory Interleaving
    d) Loop Buffer

    3. a) Explain different types of mapping technique used in cache memory.


    b) Differentiate virtual memory and cache memory. 6+4

    4. What do you mean by pipeline hazards/conflicts? Discuss the different types of hazards being observed
    and also explain the possible solutions. 2+8

    5. a) What are the major characteristics of RISC architecture?


    b) What do you mean by speedup ratio? What are the reasons for which theoretical maximum
    speedup cannot be obtained in reality? 5+(2+3)

    6. a) Differentiate programmed IO and Interrupt briefly.


    b) Describe DMA mode of data transfer in details with suitable diagram. 4+6

    7. Describe the following addressing modes with suitable example. 5x2


    i) Register addressing mode
    ii) Indirect addressing mode
    iii) Indexed addressing mode
    iv) Base addressing mode
    v) Immediate addressing mode

    8. a) Describe Booth’s algorithm with suitable block diagram and flowchart.


    b) Show the steps of multiplication performed by using Booth’s algorithm of 7X –5. 6+4

    9. a) Explain the difference between Hardwired Control and Microprogrammed control.


    b) What do you mean by horizontal and vertical microprogramming? Compare these two ways of
    microprogramming. 5+5

    ______________________

    You might also like