Sop
Sop
Sop
vn/~tnthinh/DS1
dce
2007
dce
2009
Introduction
Basic logic gate functions will be combined in combinational logic circuits. Simplification of logic circuits will be done using Boolean algebra and a mapping technique. Troubleshooting of combinational circuits will be introduced. PLD structures will be explained.
BK
TP.HCM
dce
2009
Sum-of-Products Form
A Sum-of-products (SOP) expression will appear as two or more AND terms ORed together.
ABC + ABC AB + ABC + C D + D
dce
2009
( A + B + C )( A + B + C )
We will study simplifying logic circuits using Boolean algebra and Karnaugh mapping
dce
2009
Algebraic Simplification
Place the expression in SOP form by applying DeMorgans theorems and multiplying terms. Check the SOP form for common factors and perform factoring where possible. Note that this process may involve some trial and error to obtain the simplest result.
dce
2009
http://www.cse.hcmut.edu.vn/~tnthinh/DS1
dce
2009
dce
2009
dce
2009
dce
2009
dce
2009
dce
2009
Minimization Technique
Minimization is done by spotting patterns of 1's and 0's Simple theorems are then used to simplify the Boolean description of the patterns Pairs of adjacent 1's
remember that adjacent squares differ by only one variable hence the combination of 2 adjacent squares has the form P ( A + A ) this can be simplified (from before) to just P
http://www.cse.hcmut.edu.vn/~tnthinh/DS1
dce
2009
dce
2009
dce
2009
dce
2009
dce
2009
dce
2009
Exclusive-OR
The exclusive OR (XOR) produces a HIGH output whenever the two inputs are at opposite levels.
Dont care conditions should be changed to either 0 or 1 to produce K-map looping that yields the simplest expression.
http://www.cse.hcmut.edu.vn/~tnthinh/DS1
dce
2009
Exclusive-NOR
The exclusive NOR (XNOR) produces a HIGH output whenever the two inputs are at the same level. XOR and XNOR outputs are opposite.
dce
2009
dce
2009
Enable/Disable Circuits
A circuit is enabled when it allows the passage of an input signal to the output. A circuit is disabled when it prevents the passage of an input signal to the output. Situations requiring enable/disable circuits occur frequently in digital circuit design.
dce
2009
Enable/Disable Circuits
AND gate function act as enable/disable circuits
dce
2009
dce
2009
http://www.cse.hcmut.edu.vn/~tnthinh/DS1
dce
2009
dce
2009
The transistor-transistor logic (TTL) and the complementary metal-oxide semiconductor (CMOS) families will both be examined.
dce
2009
dce
2009
The CMOS family consists of several series, some of which are shown in the table.
dce
2009
dce
2009
Good troubleshooting skills come through experience in actual hands-on troubleshooting. The basic troubleshooting tools used here will be: the logic probe, oscilloscope, and logic pulser. The most important tool is the technicians brain.
http://www.cse.hcmut.edu.vn/~tnthinh/DS1
dce
2009
dce
2009
dce
2009
dce
2009
External Faults
Open signal lines signal is prevented from moving between points. Some causes:
Broken wire Poor connections (solder or wire-wrap) Cut or crack on PC board trace Bent or broken IC pins. Faulty IC socket
dce
2009
External Faults
Shorted signal lines the same signal will appear on two or more pins. VCC or ground may also be shorted. Some causes:
Sloppy wiring Solder bridges Incomplete etching
dce
2009
External Faults
Faulty power supply ICs will not operate or will operate erratically.
May lose regulation due to an internal fault or because circuits are drawing too much current. Always verify that power supplies are providing the specified range of voltages and are properly grounded. Use an oscilloscope to verify that AC signals are not present.
http://www.cse.hcmut.edu.vn/~tnthinh/DS1
dce
2009
External Faults
Output loading caused by connecting too many inputs to the output of an IC.
Causes output voltage to fall into the indeterminate range. This is called loading the output. Usually a result of poor design or bad connection.
dce
2009
dce
2009
dce
2009
dce
2009