DLD Lab 01
DLD Lab 01
DLD Lab 01
Submission Profile
________________________________________________________________________________
Instructor Signature
Lab Learning Objectives:
1. 74LS04 IC (Inverter )
2. 74LS08 IC(AND gate)
3. 74LS32 IC(OR gate)
4. Module KL-33001
5. Breadboard
6. Connecting Wires
Background Theory:
NOT gate:
The NOT gate is an electronic circuit that produces an inverted version of input logic at its
output. It is also known as inverter. If the input variable is A, the inverted output is known as
NOT A. alternatively if the input is logic low (0), the output will be logic high (1) and if the
input is logic high (1), the output will be logic low (0). NOT gate has only one input and one
output, as shown in Fig 1.1 (a & b):
X=Ā X=Ā
A A
Fig 1.1 (a) Distinctive symbol of NOT gate (b) Standard NOT gate symbol
The Boolean equation for an inverter is written X=Ā (which is read as “X equals NOT A”).
The bar over the A is an inverter bar, used to represent the NOT operation.
2
AND gate:
The AND gate is an electronic circuit that gives a high output (1) if all its inputs are high (1).
When any one of its input is low (0), the output is low (0). The AND gates are composed of
two or more inputs and a single output, as indicated by logic symbols in Fig 1.3 (a & b):
A X=A.B A X=A.B
v
B B
Fig 1.3: (a) Distinctive symbol of 2-input AND gate; (b) Standard 2-input AND gate symbol
There is no limit to the number of inputs that may be applied to an AND functions. However,
for practical reasons, commercial AND gates are not most commonly manufactured with 2, 3
or 4 inputs. The Boolean expression for the AND operation is X=A.B (which is read as “X
equals to A AND B”). The dot (.) sign is used to show the AND expression, however this
sign is usually omitted. The key thing to remember is that the AND operation will produce a
result of 1 only when all inputs (variables) are 1, just like ordinary multiplication.
In order to implement the AND operation using IC, the TTL 74LS08 2-input AND gate IC
can be used. This IC contains four AND gates. It has 14 pin DIP configuration as shown in
Fig 1.4:
OR Gate:
The OR gate produces output high when any one of inputs is high. The output is low when all
of the inputs are low. The
OR gate also has two or more
inputs and a single output.
The symbol for a two
input OR gate is shown
in Fig 1.5 (a & b):
A X=A+B A X=A+B
B B
3
Fig 1.5: (a) (a) Distinctive symbol of 2-input OR gate; (b) Standard 2-input OR gate symbol
Lab Examples:
Implementation of NOT gate
In order to implement the NOT operations with the help of ICs, take the 74LS04
Pin Assignments for the ICs have been shown in fig 1.2
Take 74LS04 IC and insert it in the breadboard present on the KL-33001 training kit
Connect its pin 14 to +5V and pin 7 to ground
Use first gate (any one can be taken) from IC by connecting input pin 1 to switch and
output pin2 to LED and observe the NOT gate operation
Fill the following observation table
Input Output
4
Lab Activities:
In order to implement the AND operations with the help of IC, take the 74LS08 IC
Pin Assignments for the ICs have been shown in fig 1.4
Take 74LS08 IC and insert it in the breadboard present on the KL-33001 training kit
Connect its pin 14 to +5V and pin 7 to ground
Use first gate (any one can be taken) from IC by connecting input pin 1 & input pin 2
to SW0 & SW1 respectively, and output pin3to LED and observe the AND gate
operation
Fill the following observation table
Input Output
2. Implementation of OR gate
In order to implement the OR operations with the help of IC, take the 74LS32 IC
Pin Assignments for the ICs have been shown in fig 1.6
Take 74LS32 IC and insert it in the breadboard present on the KL-33001training kit
Connect its pin 14 to +5V and pin 7 to ground
Use first gate (any one can be taken) from IC by connecting input pin 1 & input pin 2
to SW0 & SW1 respectively, and output pin3to LED and observe the OR gate
operation
Fill the following observation table
Input Output
5
A B LED (on / off) Level ( 1 / 0 )
Lab Exercises:
Symbol:
Input Output
6
Table 1.4: Observation table of 4-Input AND gate
Input Output
7
Table 1.5: Observation table of 4-Input OR gate