Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
0% found this document useful (0 votes)
6 views16 pages

101911

Download as pdf or txt
Download as pdf or txt
Download as pdf or txt
You are on page 1/ 16

ZXCD1000

HIGH FIDELITY CLASS D AUDIO AMPLIFIER SOLUTION

DESCRIPTION
The ZXCD1000 provides complete control and applications. This lack of crossover distortion, sets the
modulation functions at the heart of a high efficiency ZXCD1000 solutions quite apart from most other
high performance Class D switching audio amplifier presently available low cost solutions, which in
solution. In combination with custom output general suffer from severe crossover distortion
magnetics (ZXFN1000) and Zetex HDMOS MOSFET problems.
devices, the ZXCD1000 provides a high performance
Class D audio amplifier with all the inherent benefits of FEATURES
Class D.
• 90% efficiency
The ZXCD1000 solution uses proprietary circuitry and • 4 / 8 Ω drive capability
magnetic technology to realise the true benefits of • Noise Floor -115dB for solution
Class D without the traditional drawback of poor • Flat response 20Hz - 20kHz
distortion performance. The combination of circuit • High gate drive capability ( 2200pF)
design, magnetic component choice and layout are
• Very low THD + N 0.1% typical full power full
essential to realising these benefits.
band ( for the solution)
The ZXCD1000 reference designs give output powers • Complete absence of crossover artifacts
up to 50W rms with typical open loop (no feedback) • OSC output available for sync in multi-channel
distortions of less than 0.2% THD + N over the entire applications
audio frequency range at 90% full output power. This • Available in a 16 pin eQSOP package
gives an extremely linear system. The addition of a
minimum amount of feedback (10dB) further reduces APPLICATIONS
distortion figures to give < 0.1 % THD + N typical at • Automotive audio systems
1kHz.
• Home Theatre
From an acoustic point of view, even more important • Multimedia
than the figures above, is that the residual distortion is • Wireless speakers
almost totally free of any crossover artifacts. This • Portable audio
allows the ZXCD1000 to be used in true hi-fi
• Sub woofer systems
• Public Address system

Distortion v Power
THD + N (%)

8Ω open loop at 1kHz.

10W
5W
1W

Output Power

The plot shows Distortion v Power into an 8Ω load at 1kHz. This plot clearly demonstrates the unequalled
performance of the Zetex solution. Typical distortion of 0.05% at 1W can be seen with better than 0.15% at 10W.
Truly world class performance.

ISSUE 1 -MARCH 2001


1
ZXCD1000

ABSOLUTE MAXIMUM RATINGS


Terminal Voltage with respect to GND

VCC 20V
Power Dissipation 1W
Operating Temperature Range -40°C to 70°C
Storage Temperature Range -50°C to 85°C

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS
TEST CONDITIONS (unless otherwise stated) VCC = 16V, TA = 25°C
SYMBOL PARAMETER CONDITIONS LIMITS UNITS
MIN TYP MAX
V CC Operating Voltage Range 12 16 18 V
I ss Operating Quiescent V CC = 12V 40 mA
Current V CC = 18V 40
mA
V CC = 16V 40
mA
F osc Switching Frequency C osc = 330pF 150 200 250 kHz
F osc(tol) Frequency Tolerance C osc = 330pF +/-25 %
Vol OutA/B Low level output voltage No load 100 mV
Voh OutA/B High level output voltage No load 7.5 V
T Drive Output Drive Capability Load Capacitance 50 ns
(OUT A / B Rise/Fall) = 2200pF
5V5tol Internal Rail Tolerance 1µF Decoupling 5.23 5.5 5.77 V
9VA/Btol Internal Rail Tolerance 1µF Decoupling 8.32 8.75 9.18 V
Audio A / B Input Impedence 1.35k 1.8k 2.3k Ohms
Triangle Input Impedence 1.35k 1.8k 2.3k Ohms
A/B
Audio A / B Bias Level 2.95 3.1 3.25 V
Triangle Bias Level 2.95 3.1 3.25 V
A/B
Osc A / B Amplitude 0.89 1.05 1.2 V

ISSUE 1 - MARCH 2001

2
ZXCD1000

Pin number Pin Name Pin Description


1 Audio A Audio Input for Channel A

2 Triangle A Triangle Input for Channel A

3 Osc A Triangle Output

4 Dist No connection

5 C osc External timing capacitor node (to set the switching frequency)

6 Osc B Triangle Output (for slave ZXCD1000 in stereo application)

7 Triangle B Triangle Input for Channel B

8 Audio B Audio Input for Channel B

9 Gnd Small Signal GND

10 OUT B Channel B PWM Output to drive external Bridge MOSFETs

11 Gnd2 Power GND (for Output Drivers)

12 9VB Internal Supply Rail (Decouple with 1µF Cap)

13 VCC Input Supply Pin (Max = 18V)

14 9VA Internal Supply Rail (Decouple with 1µF Cap).

15 OUT A Channel A PWM Output to drive external Bridge MOSFETs

16 5V5 Internal Supply Rail (Decouple with 1µF Cap)

Audio A 1 16 5V5

Triangle A 2 15 Out A

Osc A 3 14 9VA

Dist 4 13 VCC

Cosc 5 12 9VB

Osc B 6 11 Gnd2

Triangle B 7 10 Out B

Audio B 8 9 Gnd

Figure 1
Pin Connection Diagram

ISSUE 1 -MARCH 2001


3
ZXCD1000

ZXCD1000 Class D controller IC


A functional block diagram of the ZXCD1000 is shown coupling ensures symmetrical operation resulting in
in Figure 2. The on chip series regulators drop the minimal system DC offsets. TriangleA is connected to
external VCC supply (12V-18V) to the approximate 9V one of the inputs of a comparator and TriangleB is
(9VA/9VB) and 5.5V (5V5) supplies required by the connected to one of the inputs of a second comparator.
internal circuitry. The other inputs of these two comparators are
connected to the AudioA and AudioB inputs, which are
A triangular waveform is generated on chip and is anti-phase signals externally derived from the audio
brought out at the OscA and OscB outputs. The input. The triangular wave is an order higher in
frequency of this is set (to ~200kHz) by an external frequency than the audio input (max 20kHz). The
capacitor (Cosc) and on chip resistor. The triangular outputs of the comparators toggle every time the
waveform must be externally AC coupled back into the TriangleA/B and the (relatively slow) AudioA/B signals
ZXCD1000 at the TriangleA and TriangleB inputs. AC cross.

Triangle A
Triangle B
Osc A
Osc B
Cosc
Dist

4 5 3 6 7 2

Oscillator & Ramp


Osc
Generator Buffers

Pre- O/P
Audio A Driver Driver
Out A
PWM
1 Comp A 15

Pre- O/P
Audio B Driver Driver
Out B
PWM
8 Comp B 10
Internal 5V5
VCC
13 Internal 9V

14 12 16 9 11
Gnd

Gnd2
9VB

5V5
9VA

Figure 2.
Functional Block Diagram

ISSUE 1 - MARCH 2001

4
ZXCD1000

PWM Comparator Triangle A/B


Audio A/B
Audio A/B

O/P
Triangle A/B
Comparator O/P
(Duty Cycle = 50%)

Figure 3a. Figure 3b.

Triangle A/B
Triangle A/B Audio A/B
Audio A/B

O/P

Comparator O/P
Comparator O/P (Duty Cycle = 25%)
(Duty Cycle = 75%)

Figure 3c. Figure 3d.

Figures 3a,3b,3c and 3d


The audio input Pulse Width Modulates the comparator output.

With no audio input signal applied, the AudioA/B load (with the audio information contained in the PWM
inputs are biased at the mid-point of the triangular signal) via the off chip output bridge and single stage
wave, and the duty cycle at the output of the L-C filter network.
comparators is nominally 50%. As the AudioA/B signal
ascends towards the peak level, the crossing points The ramp amplitude is approximately 1V. The AudioA,
with the (higher frequency) triangular wave also AudioB, TriangleA and TriangleB inputs are internally
ascend. The comparator monitoring these signals biased to a DC voltage of approximately VCC/5. The
exhibits a corresponding increase in output duty cycle. mid - point DC level of the OscA and OscB triangular
Similarly, as the AudioA/B signal descends, the duty outputs is around 2V. The triangular wave at the Cosc
cycle is correspondingly reduced. Thus the audio input pin traverses between about 2.7Vand 3.8V and the dist
Pulse Width Modulates the comparator outputs. This pin exhibits a roughly square wave from about 1.4V to
principle is illustrated in Figures 3a, b, c and d. The 2V. (The above voltages may vary in practice and are
comparator outputs are buffered and used to drive the included for guidance only).
OutA and OutB outputs. These in turn drive the speaker

ISSUE 1 -MARCH 2001


5
ZXCD1000
VCC
D2 R4
A1a 47k

R5
Q1
56R ZXM64P03X
D2
C18
C10 100n
A1b L1
ZXFN1000
68µF
D1 20uH
1/2 NE5532 C11
C3 C17
AUDIO INPUT C2 R16 100n
C13 C15 C34 100n A4b Q2
R1 100n 22µF 100µF R3 ZXM64N03X
22µF
2k7 ZXCD1000 C23 C24
100R 56R 470n 470n
22µF 1 16 C27
U2 Audio A 5V5
470n
C1 C8 2 15 R2
Triangle A Out A
2n2 2n2 C4 3 14
D1 47k SPEAKER A
Gnd INPUT 47n OscA 9VA A4a
R13 4 13
2k7 Dist VCC 12V REG R17
****
6

R10 5 12
Cosc 9VB
10k VCC
6 11
OscB Gnd2
R14 C6 7 10
D3 R6
270pF C5 Triangle B Out B A1a 47k
2k7 47n
8 9
C35
Audio B Gnd R7 ****
Q3
1/2 NE5532 U1 C12 C14 C16 56R ZXM64P03X SPEAKER B
C7 100n 22µF 100µF D3
12V REG R15
R11 C19 L2
2k7 100n
2k7 22µF A1b ZXFN1000
U2
C9 20uH
2n2 D4
R12 C22 C21
2k7 22µF 100n
C20
100n A4b Q4
R8 ZXM64N03X
C25 C26
56R C28 470n 470n
470n
78L12 R9
U3 D4 47K
VCC 1 3 A4a
VI VO 12V REG
GND
ISSUE 1 - MARCH 2001

C29 C32 C33 C30 C31


2200µF 100µF 100n 100n 22µF

R17 / C35 are optional components

Figure 4
Zetex Class D 25W Mono Open Loop Solution
ZXCD1000

Class D 25W Mono Open Loop (Bridge Tied switching PWM signal that comes from the bridge.
Load - BTL) Solution – Circuit Description Thus the lower frequency audio signal is recovered and
Proprietary circuit design and high quality magnetics is available at the speakerA and speakerB outputs
are necessary to yield the high THD performance across which the speaker should be connected. The
specified. Deviation from the Zetex recommended ZXFN1000 magnetics form an integral part of, and are
solution could significantly degrade performance. specially designed for, the Zetex solution.

The speaker is connected as a Bridge Tied Load (BTL). The optional components R17 and C3 form a Zobel
This means that both sides of the speaker are driven network. The applicability of these depends upon the
from the output bridge and therefore neither side of the application and speaker characteristics. Suggested
speaker connects to ground. This allows maximum values are 47nF and 10 ohms
power to be delivered to the load, from a given supply
voltage. The supply voltage for this solution is Efficiency
nominally 16V.
The following plots show the measured efficiency of
A schematic diagram for the solution is shown in the Zetex solution at various power levels into both 4Ω
Figure 4. The audio input is AC coupled and applied to a and 8Ω loads. As a comparison, typical efficiency is
simple R-C (R1 and C1) low pass filter and a phase plotted for a class A-B amplifier. They clearly
splitter built around the NE5532 dual op-amp. One of demonstrate the major efficiency benefits available
these op-amps is configured as a voltage follower and from the Zetex class D solution.
the other as a X1 inverting amplifier. This produces in
phase and inverted signals for application to the
ZXCD1000. The op-amp outputs are AC coupled into
the ZXCD1000 Audio A and Audio B inputs via simple
R-C low pass filters (R16/C8 and R15/C9). The op-amps
are biased to a DC level of approximately 6V by R11 and
R12.

The Pulse Width Modulated (PWM) outputs, OutA and


OutB, which contain the audio information, are AC
coupled and DC restored before driving the Zetex
ZXM64P03X and ZXM64N03X PMOS and NMOS
output bridge FET’s. AC coupling is via C17, C18, C19
and C20. DC restoration is provided by the D2(A1a)/R4,
D1(A4a)/R2 and D3(A1a)/R6, D4(A4a)/R9 components.
This technique allows the output stage supply voltage
to be higher than the high level of the OutA and OutB
outputs (approximately 8.5V), whilst still supplying
almost the full output voltage swing to the gates of the
bridge FET’s (thereby ensuring good turn on). This can
be exploited to yield higher power solutions with
higher supply voltages – this is discussed later.

The resistor/diode combinations (R5/D2(A16),


R3/D1(A46), R7/D3(A16) and R8/D4(A46)) in series with
the bridge FET gates, assist in controlling the switching
of the bridge FET’s. This design minimises shoot
through currents whilst still achieving the low
distortion characteristics of the system.

The purpose of the (ZXFN1000) inductors in


conjunction with the output capacitors C23, C24, C25
and C26 is to low pass filter the high frequency
ISSUE 1 -MARCH 2001
7
ZXCD1000
Class D 25W Mono Open Loop (Bridge Tied
Load - BTL) Solution
– PCB description and Operation.
The top copper, the bottom copper and the silk screen
(top) are shown in Figures 5, 6 & 7 respectively, for the
double sided PCB implementation of the applications
circuit of Figure 4. A component listing is given in the
BOM (Bill of Materials) table. Gerber files for this
solution are available from Zetex Plc.

The board operates from a 16V (nom.) supply which


should be applied to the underside of the supply
decoupling capacitor C29. The audio input and speaker
connections should be made to the solder pads
indicated on Figure 7. The audio input should have a
maximum amplitude of approximately 1V pk-pk. For Figure 6.
diagnostic purposes, the speaker outputs can be Class D 25W Mono O.L. PCB Bottom Copper (Actual
monitored single-endedly with respect to ground with Size)
an oscilloscope (or other instrument) if desired.
However remember that the speaker is connected as a The exposed pad on the underside of the ZXCD1000
Bridge Tied Load, therefore any results obtained in this eQSOP package should be soldered down to the PCB.
manner, are not valid for assessing performance. The This in conjunction with vias and top and bottom
true performance depends upon some differential copper areas, functions as a heat sink.
cancellation across the speaker load. To view the Speaker Outputs
differential output across speakerA and speakerB, a
floating monitor must be used i.e. neither side of the
speaker should be grounded! For example, this can be
achieved with a two channel oscilloscope by monitoring
the speakerA and speakerB outputs, and using the invert
and add functions.

Audio Input

Figure 7.
Class D 25W Mono O.L. PCB
Silk Screen (Actual Size)

Plots of typical performance for the solution are


shown in the included graphs. As previously stated, a
Figure 5. very important feature of the Zetex solution is that the
Class D 25W Mono O.L. PCB Top Copper (Actual Size) residual distortion is almost totally free of any
crossover artifacts. This lack of crossover distortion
sets the ZXCD1000 solutions quite apart from most
other presently available low cost solutions, which in
general suffer from severe crossover distortion
problems.

ISSUE 1 - MARCH 2001

8
ZXCD1000

It is well known that this kind of distortion is particularly Other Solutions - Stereo, Closed Loop and
unpleasant to the listener. The two scope traces clearly Higher Powers.
show the lack of such artifacts with the Zetex solution

STEREO
It is possible to duplicate the above solution to give a 2
channel stereo solution. However if the oscillator
frequencies are not locked together, a beat can occur
which is acoustically audible. This is undesirable. A
stereo solution which avoids this problem can be
achieved by synchronising the operating frequencies
of both ZXCD1000’s class D controller IC’s, by slaving
one device from the other. This is illustrated in Figure 8.

ZXCD1000
CX1 Audio A 5V5

Triangle A Out A

Osc A 9VA

Dist VCC
RX1 MASTER
1.5k Cosc 9VB

Osc B Gnd2

Triangle B Out B
ZETEX Class D Solution. (10W into 4Ω)
Audio B Gnd
Note lack of Crossover Artifacts RX2
1.5k

CX2
ZXCD1000
Audio A 5V5

Triangle A Out A

O/C Osc A 9VA

Dist VCC
SLAVE
Cosc 9VB

O/C Osc B Gnd2

Triangle B Out B

Audio B Gnd

Figure 8.
Frequency sync for Stereo Apps.
Here OscA on the master is used to drive both
TriangleA and TriangleB inputs on the master. OscB on
the master is used to drive both TriangleA and
TriangleB inputs on the slave. In order to achieve the
increased drive capabilty required by the OscA/B
Typical Class D Solution. outputs on the master, 1.5kΩ pull down resistors are
Note Large Crossover Artifacts added from these pins to ground. The slave oscillator is
disabled by connecting pin 4 (dist) to ground. Great
care must be taken when linking the triangle from the
master to the slave. Any pickup can cause slicing errors
and result in increased distortion. The best connection
method is to run two tracks, side by side, from the
master to the slave. One of these tracks would be the
triangle itself, and the other would be the direct local
ground linking the master pin9 ground to the slave pin
9 ground.

ISSUE 1 -MARCH 2001


9
D1 R1
R30 1N4148 47K C17
VCC 2200µF
10R R2 20V
ZXCD1000

Q1
75R ZXM64P03X
D2
C6
1µF
1N4148 ZXFN1000

20uH
D3 BRIDGE
SPEAKER A
O/P A
C7
C27 1µF 1N4148 Q3
22µF
IC1 C4 R3 ZXM64N03X
1 16
Audio A 5V5
75R
R22 C1 2 15 1µF C10
Triangle A Out A
3.9K 1µF 1µF
3 14 R4
OscA 9VA
4 13
D4 47K
Dist VCC 1N4148
R14 5 ZXCD1000 12 C5
Cosc 9VB
R9 1/2 LM358D 560R
10K 2 6 11 1µF C24
OscB Gnd2
*****
1 C13 C2 7 10
Triangle B Out B
2.2nF 1µF D5 R5
1/2 LM358D 8 9 1N4148 47K
R10 Audio B Gnd
3 5 VCC
10K 7
C3 R6
330pF Q2
75R ZXM64P03X

10
6 R13 D6
R12 10k C8
1µF
10K 1N4148
R11 R43 R15 BRIDGE ZXFN1000 R17
2.4K 1k R23 560R C14 O/P B *****
C12 3.9K 2.2nF D7
10µF 20µH

C9
1µF 1N4148 Q4
C42 C20 R7 ZXM64N03X
R24 R28
1.6k 75R SPEAKER B
220R
0.1u 47µF C11
R8 1µF
D8 47K
1N4148
R16 R29 C22
R31 15k 2.7k 680pF
1.5k 1/2 RC4558D R25 R40
C21 2 R27
R32 1 10k 430R
3.9k
R20 10k
3.3µF 6 R26 R41
10k R18 3
AUDIO INPUT 8.2k
7 10k 430R
R21
1.5k C18 5
47µF C40
47n C41
1/2 RC4558D 47n
R19
4.7k

Figure 9.
25W Mono with Feedback

ISSUE 1 - MARCH 2001


ZXCD1000

Class D 25W Mono Bridge Tied Load Higher Power Solutions


(BTL) Solution with Feedback – With some modifications the applications solutions
can be extended to give 50W or even higher output
Circuit Description powers. A 50W solution can be implemented with a
With the addition of feedback (hence closed loop circuit very similar to the 25W solution. The main
solution) it is possible to obtain even better THD differences being the supply voltage and the output
performance. A schematic diagram for this is shown in magnetics. The magnetics for 50W are necessarily
Figure 9. Again proprietary circuit and special magnetic larger than required for 25W in order to handle the
design is necessary to yield the high THD performance higher load currents. For 50W operation the supply
and deviation from this could significantly reduce voltage to the circuit is nominally 25V. However the
performance. maximum supply voltage to the ZXCD1000 class D
controller IC is 20V, hence a voltage dropper is
Much of the circuitry is the same as described for the required. This could be done, for example, as in the
open loop solution. The main differences being a open loop solution described previously. In addition,
consequence of using the feedback circuitry. The input for the closed loop solution, slightly modified
and feedback circuitry is shown separately in Figure 10 feedback resistor ratios are required.
and is now described. The audio input is ac coupled and
applied to an op-amp (1/2 of RC4558D) configured as a The ZXCD1000 class D controller IC is inherently
non–inverting amplifier with a gain of approximately capable of driving even higher power solutions, with
2.8. The op-amp input is tied to a DC level of the appropriate external circuitry. However as stated
approximately VCC/2. Feedback is applied differentially above the maximum supply voltage to the ZXCD1000
from the bridge outputs via the other half of the class D controller IC is 20V and the higher supply
RC4558D op-amp. A portion of the single ended output voltages must therefore be dropped. Also due
from this op-amp is subtracted from the output of the consideration must be given to the ZXCD1000 output
non-inverting op-amp output above. Overall negative drive levels and the characteristics of the bridge
feedback is applied due to the polarity and connection of MOSFET’s. The latter must be sufficiently enhanced
the signals involved. by the OutA and OutB outputs to ensure the filter and
load network is driven properly. If the gate drive of the
The audio signal from the above circuitry is applied to a ZXCD1000 is too low for the chosen MOSFET then the
phase splitter (see Figure 11) as was done for the open OUTA and OUTB signal must be buffered using an
loop solution. This is built around the other LM3580 dual appropriate MOSFET driver circuit. Additionally,
op-amp. One of these op-amps is configured as a suitable magnetics are essential to achieve good THD
voltage follower and the other as a X1 inverting performance.
amplifier. This produces in phase and inverted signals
for application to the ZXCD1000 Audio A and Audio B Package details
inputs respectively. The ZXCD1000 is available in a 16 pin eQSOP
package. The exposed pad on the underside of the
The output circuitry downstream of the ZXCD1000 is as package should be soldered down to an area of
described for the open loop solution, but the copper on the PCB, to function as a heatsink. The PCB
components may be slightly different (and have should have plated through vias to the underside of
different numbering). the board, again connecting to an area of copper.

ISSUE 1 -MARCH 2001


11
ZXCD1000

VCC

R31
1.5k
C21 1/2 RC4558D
R32 3
Audio IN 1
10k
3.3µF R20
10k
2
R21 C18 R16
1.5k 47µF
15k C20
47µF
R18
8.2k

R24
220R
R19
4.7k
1/2 RC4558D
R26 5
FROM BRIDGE O/P A 10k
7 R43
(via R41/C41) 1k
6 R29
R25 2.7k C22
FROM BRIDGE O/P B 680pF
10k R27
(via R40/C40)
3.9k
To Phase Splitter
R28
1.6k
Figure 10.
Feedback and Input Circuitry.

VCC

R9
10k

1/2 LM358D
R10 3
1 R14
10k
560R To AudioA input (In Phase Signal)
R11 2
2.4k C12 R22 C13
10µF 3.9k 2.2nF

1/2 LM358D
5 R15
R12 7
Audio Signal 560R
10k 6 To AudioB input (Inverted Signal)
From Input / Feedback Circuitry
R23 C14
R13 3.9k 2.2nF

10k

Figure 11.
Phase Splitter

ISSUE 1 - MARCH 2001

12
ZXCD1000

Typical performance graphs for the Zetex 25W open


loop solution are shown here for both 4 and 8Ω loads.
These graphs further demonstrate the true high fidelity
performance achieved by the Zetex solutions.
THD + N (%)

dB
10W
5W
1W

Output Power f(Hz)

THD v Power into 8 at 1kHz FFT of distortion and noise floor at 1W (8 load)
dB
dB

f(Hz) f(Hz)

Frequency response (8 load) FFT of distortion and noise floor at 10W (8 load)

ISSUE 1 -MARCH 2001


13
ZXCD1000
THD + N (%)

dB
20W
1W 10W
5W

Output Power
f(Hz)

THD v Power into 4 at 1kHz FFT of distortion and noise floor at 1W (4 load)
dB

dB

f(Hz) f(Hz)

Frequency response (4 load) FFT of distortion and noise floor at 20W (4 load)
Note roll off.
This can be corrected by using an alternative values for
output filter components.

ISSUE 1 - MARCH 2001

14
ZXCD1000

B.O.M. Table for 25W Mono Open Loop Solution

PCB Value Case Notes PCB Value Case Notes


ID ID
R1 100R SMD 0805 C22 22µF 6V3 SMD Tant B
R2 47K SMD 0805 C23 470n SMD 1812
R3 56R SMD 0805 C24 470n SMD 1812
R4 47K SMD 0805 C25 470n SMD 1812
R5 56R SMD 0805 C26 470n SMD 1812
R6 47K SMD 0805 C27 470n SMD 1812
R7 56R SMD 0805 C28 470n SMD 1812
R8 56R SMD 0805 C29 2200µF 16V std. Dia
R9 47K SMD 0805 12.5mm
R10 10K SMD 0805 C30 100n X7R SMD 1206
R11 2K7 SMD 0805 C31 22µF 16V SMD Tant B
R12 2K7 SMD 0805 C32 100µF 16V std. Dia
6.3mm
R13 2K7 SMD 0805 C33 100n X7R SMD 1206
R14 2K7 SMD 0805 C34 100µF 16V std. Dia
R15 2K7 SMD 0805 6.3mm
R16 2K7 SMD 0805 U1 ZXCD1000
C1 2n2 COG SMD 0805 U2 NE5532 SMD SO 8
C2 22µF 10V SMD Tant B U3 78L12 TO92
C3 22µF 6V3 SMD Tant B Q1 ZXM64P03X SMD MSOP 8
C4 47n X7R SMD 0805 Q2 ZXM64N03X SMD MSOP 8
C5 47n X7R SMD 0805 Q3 ZXM64P03X SMD MSOP 8
C6 270pF COG SMD 0805 Q4 ZXM64N03X SMD MSOP 8
C7 22µF 6V3 SMD Tant B D1 BAV70 SMD SOT23 A4-Common
C8 2n2 COG SMD 0805 Cathode
C9 2n2 COG SMD 0805 D2 BAW56 SMD SOT23 A1-Common
Anode
C10 68µF 6V3 SMD Tant B
D3 BAW56 SMD SOT23 A1-Common
C11 100n X7R SMD 1206 Anode
C12 100n X7R SMD 0805 D4 BAV70 SMD SOT23 A4-Common
C13 100n X7R SMD 0805 Cathode
C14 22µF 10V SMD Tant B L1 20µH std. Custom
C15 22µF 16V SMD Tant B (ZXFN1000) core
C16 100µF 10V std. Dia L2 20µH std. Custom
6.3mm
(ZXFN1000) core
C17 100n X7R SMD 0805
C18 100n X7R SMD 0805
C19 100n X7R SMD 0805
C20 100n X7R SMD 0805
C21 100n X7R SMD 0805

ISSUE 1 -MARCH 2001


15
ZXCD1000
PACKAGE DIMENSIONS
EXPOSED PAD
C
S
h x 45 S
3 2 1 Y
M DIMENSIONS IN INCHES
B
O
LMIN. NOM. MAX.
H
A .058 .061 .066
E
A1 .001 .003 .005
A2 .055 .058 .061
b .008 .012
c .007 .010
D .189 .194 .196
SEE DETAIL "A"
BOTTOM VIEW
E .150 .154 .157
END VIEW
e .025 BSC
TOP VIEW
H .228 .236 .244
h .010 .013 .016
L .016 .025 .035
SC .002 .005 .007
e b
A2
.010 OC 0 5 8
A
SEATING
PLANE
L
C
OC

DETAIL "A"
D A1 SEATING PLANE

SIDE VIEW

Zetex part ordering information (per channel)


Qty per Device Description Package T&R Suffix
channel
1 ZXCD1000EQ16 Class D modulator eQSOP16 TA, TC
2 ZXFN1000 Custom magnetics TA, TC
2 ZXM63N03X N Channel MOSFET MSOP8 TA, TC
2 ZXM63P03X P Channel MOSFET MSOP8 TA, TC

Zetex plc.
Fields New Road, Chadderton, Oldham, OL9-8NP, United Kingdom.
Telephone: (44)161 622 4422 (Sales), (44)161 622 4444 (General Enquiries)
Fax: (44)161 622 4420

Zetex GmbH Zetex Inc. Zetex (Asia) Ltd. These are supported by
Streitfeldstraße 19 47 Mall Drive, Unit 4 3701-04 Metroplaza, Tower 1 agents and distributors in
D-81673 München Commack NY 11725 Hing Fong Road, major countries world-wide
Germany USA Kwai Fong, Hong Kong © Zetex plc 2000
Telefon: (49) 89 45 49 49 0 Telephone: (631) 543-7100 Telephone:(852) 26100 611
Fax: (49) 89 45 49 49 49 Fax: (631) 864-7630 Fax: (852) 24250 494 Internet:http://www.zetex.com

This publication is issued to provide outline information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for
any purpose or form part of any order or contract or be regarded as a representation relating to the products or services concerned. The Company reserves
the right to alter without notice the specification, design, price or conditions of supply of any product or service.

ISSUE 1 - MARCH 2001

16

You might also like