Full Subtractor - Digital Analysis
Full Subtractor - Digital Analysis
Full Subtractor - Digital Analysis
DEPARTMENT OF
ELECTRONICS AND COMMUNICATION ENGINEERING
Case study on
DIGITAL ELECTRONICS
PRESENTED BY:
UNDER THE GUIDANCE OF T.V.PREETAM RAJ (18981A04H3)
MR P.RAJESH T. GOUTHAM KRISHNA (18981A04H4)
T. POOJA SHARMILA (18981A04H5)
T.AMITH RAJ (18981A04H6)
P.VIVEK (19985A0434)
CONTENTS:
1. PROBLEM
2. ABOUT LOGIC GATES
3. FULL SUBTRACTOR
4. SOLUTION TO THE PROBLEM
a) TRUTH TABLE
b) K-MAPS
c) BOOLEAN ALGEBRA
d) CIRCUIT DIAGRAM
e) INPUT /OUPUT WAVE FORMS
5. DELAY ANALYSIS
6. CONCLUSION
7. REFERENCES
PROBLEM:
0 0 0 0 0
0 0 1 1 1
0 1 0 1 1
0 1 1 0 1
1 0 0 1 0
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1
K-MAPS :
K-MAPS FOR THE ABOVE TRUTH TABLE
BOOLEAN ALGEBRA:
EXPRESSION FOR DIFFERENCE –
D = A’B’Bin + A’BBin’ + AB’Bin’ + ABBin
= Bin(A’B’ + AB) + Bin’(AB’ + A’B)
= Bin( A XNOR B) + Bin’(A XOR B)
= Bin (A XOR B)’ + Bin’(A XOR B)
= Bin XOR (A XOR B) = (A XOR B) XOR Bin