#

uart-verification

Here is 1 public repository matching this topic...

Yashas2801 / UART-Verification-using-UVM

UART verification using UVM with functional coverage, scoreboard, and test scenarios, simulated on QuestaSim.

functional-coverage uart-verification uvm-testbench wishbone-interface

Updated Feb 19, 2025
Verilog

Improve this page

Add a description, image, and links to the uart-verification topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the uart-verification topic, visit your repo's landing page and select "manage topics."