Article

A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware

Authors:

Javier Resano,

Daniel Mozos,

Francky CatthoorAuthors Info & Claims

DATE '05: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

Pages 106 - 111

https://doi.org/10.1109/DATE.2005.18

Published: 07 March 2005 Publication History

Get Access

Abstract

Due to the emergence of highly dynamic multimedia applications there is a need for flexible platforms and run-time scheduling support for embedded systems. Dynamic Reconfigurable Hardware (DRHW) is a promising candidate to provide this flexibility but, currently, not sufficient run-time scheduling support to deal with the run-time reconfigurations exists. Moreover, executing at run-time a complex scheduling heuristic to provide this support may generate an excessive run-time penalty. Hence, we have developed a hybrid design/run-time prefetch heuristic that schedules the reconfigurations at run-time, but carries out the scheduling computations at design-time by carefully identifying a set of near-optimal schedules that can be selected at run-time. This approach provides run-time flexibility with a negligible penalty.

References

[1]

{1} www.ipflex.com

Google Scholar

[2]

{2} www.elixent.com

Google Scholar

[3]

{3} Maestre, R. et al, "Configuration Management in Multi-Context Reconfigurable Systems", ISSS'00, pp. 107-113, 2000.

Digital Library

Google Scholar

[4]

{4} Marescaux, T. et al., "Interconnection Network enable Fine-Grain Dynamic Multi-Tasking on FPGAs", FPL'02, pp. 795- 805, 2002.

Digital Library

Google Scholar

[5]

{5} Mignolet, J-Y. et al. "Infrastructure for Design and Management of Relocatable Tasks in a Heterogeneous Reconfigurable System-on-Chip" DATE'03, pp. 986-991, 2003.

Digital Library

Google Scholar

[6]

{6} Resano, J. et al. "Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware". DAC'04, pp. 119-124, 2004.

Digital Library

Google Scholar

[7]

{7} Resano, J. et al. "A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs". Journal on Microprocessors and Microarchitectures. Elsevier publishers. Volume 28, Issues 5-6, pp. 291-301, 2004.

Crossref

Google Scholar

[8]

{8} Shang, Li et al., "Hw/Sw Co-synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs", ASP-DAC'02, pp. 345-360, 2002.

Digital Library

Google Scholar

[9]

{9} Yang, P. et al., "Energy-Aware Runtime Scheduling for Embedded-Multiprocessors SOCs", IEEE Design & Test of Computers, pp. 46-58, 2001.

Digital Library

Google Scholar

[10]

{10} Yang, P. et al "Pareto-Optimization-Based Run-Time Task Scheduling for Embedded Systems". ISSS'03, pp. 120-125. 2003.

Digital Library

Google Scholar

[11]

{11} www.xilinx.com

Google Scholar

[12]

{12} Zhiyuan Li, "Configuration management techniques for reconfigurable computing" Ph.D. thesis, 2002.

Digital Library

Google Scholar

Cited By

View all

Banerjee SBozorgzadeh EDutt N(2019)Exploiting application data-parallelism on dynamically reconfigurable architecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2008.200349017:2(234-247)Online publication date: 21-Nov-2019
https://dl.acm.org/doi/10.1109/TVLSI.2008.2003490
Hou NYan XHe F(2019)A survey on partitioning models, solution algorithms and algorithm parallelization for hardware/software co-designDesign Automation for Embedded Systems10.1007/s10617-019-09220-723:1-2(57-77)Online publication date: 20-Jul-2019
https://dl.acm.org/doi/10.1007/s10617-019-09220-7
Zha YLi J(2018)Liquid Silicon-MononaACM SIGPLAN Notices10.1145/3296957.317316753:2(214-228)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3296957.3173167
Show More Cited By

Index Terms

A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware

Recommendations

Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware
DAC '04: Proceedings of the 41st annual Design Automation Conference

Dynamically Reconfigurable Hardware (DRHW) platforms present both flexibility and high performance. Hence, they can tackle the demanding requirements of current dynamic multimedia applications, especially for embedded systems where it is not affordable ...
Temporal Partitioning to Amortize Reconfiguration Overhead for Dynamically Reconfigurable Architectures

In these days, many dynamically reconfigurable architectures have been introduced to fill the gap between ASICs and software-programmed processors such as GPPs and DSPs. These reconfigurable architectures have shown to achieve higher performance ...
Run-time support for dynamically reconfigurable computing systems
Special issue: Reconfigurable systems

Reconfigurable computing systems normally consist of an instruction-set processor connected to a block of reconfigurable logic. The reconfigurable logic, for example, an field programmable gate arrays (FPGA), can usually be adapted during the run-time ...

Comments

Information & Contributors

Information

Published In

DATE '05: Proceedings of the conference on Design, Automation and Test in Europe - Volume 1

March 2005

630 pages

ISBN:0769522882

Publisher

IEEE Computer Society

United States

Publication History

Published: 07 March 2005

Check for updates

Qualifiers

Article

Conference

DATE05

Sponsor:

SIGDA

DATE05: Design, Automation and Test in Europe

March 7 - 11, 2005

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

17
Total Citations
View Citations
12
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 11 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Banerjee SBozorgzadeh EDutt N(2019)Exploiting application data-parallelism on dynamically reconfigurable architecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2008.200349017:2(234-247)Online publication date: 21-Nov-2019
https://dl.acm.org/doi/10.1109/TVLSI.2008.2003490
Hou NYan XHe F(2019)A survey on partitioning models, solution algorithms and algorithm parallelization for hardware/software co-designDesign Automation for Embedded Systems10.1007/s10617-019-09220-723:1-2(57-77)Online publication date: 20-Jul-2019
https://dl.acm.org/doi/10.1007/s10617-019-09220-7
Zha YLi J(2018)Liquid Silicon-MononaACM SIGPLAN Notices10.1145/3296957.317316753:2(214-228)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3296957.3173167
Zha YLi JShen XTuck JBianchini RSarkar V(2018)Liquid Silicon-MononaProceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3173162.3173167(214-228)Online publication date: 19-Mar-2018
https://dl.acm.org/doi/10.1145/3173162.3173167
Kim JCho JKim T(2018)Temporal Partitioning to Amortize Reconfiguration Overhead for Dynamically Reconfigurable ArchitecturesIEICE - Transactions on Information and Systems10.1093/ietisy/e90-d.12.1977E90-D:12(1977-1985)Online publication date: 16-Dec-2018
https://dl.acm.org/doi/10.1093/ietisy/e90-d.12.1977
Ramezani RSedaghat YClemente J(2017)Reliability Improvement of Hardware Task Graphs via Configuration Early FetchIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.263172425:4(1408-1420)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1109/TVLSI.2016.2631724
Morales-Villanueva AKumar RGordon-Ross AFanucci LTeich J(2016)Configuration prefetching and reuse for preemptive hardware multitasking on partially reconfigurable FPGAsProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2972159(1505-1508)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2972159
Lifa AEles PPeng ZMacii E(2013)Dynamic configuration prefetching based on piecewise linear predictionProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485486(815-820)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485486
Banerjee SBozorgzadeh ENoguera JDutt N(2010)Bandwidth Management in Application Mapping for Dynamically Reconfigurable ArchitecturesACM Transactions on Reconfigurable Technology and Systems (TRETS)10.1145/1839480.18394883:3(1-30)Online publication date: 1-Sep-2010
https://dl.acm.org/doi/10.1145/1839480.1839488
Hsiung PHuang CChen Y(2009)Hardware task scheduling and placement in operating systems for dynamically reconfigurable SoCJournal of Embedded Computing10.5555/1516712.15167183:1(53-62)Online publication date: 1-Jan-2009
https://dl.acm.org/doi/10.5555/1516712.1516718
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware

Temporal Partitioning to Amortize Reconfiguration Overhead for Dynamically Reconfigurable Architectures

Run-time support for dynamically reconfigurable computing systems

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations