Article

Free access

Automatic generation of operation tables for fast exploration of bypasses in embedded processors

Authors:

Aviral Shrivastava,

Yunheung PaekAuthors Info & Claims

DATE '06: Proceedings of the conference on Design, automation and test in Europe: Proceedings

Pages 1197 - 1202

Published: 06 March 2006 Publication History

Abstract

Customizing the bypasses in an embedded processor uncovers valuable trade-offs between the power, performance and the cost of the processor. Meaningful exploration of bypasses requires bypass-sensitive compiler. Operation Tables (OTs) have been proposed to perform bypass-sensitive compilation. However, due to lack of automated methods to generate OTs, OTs are currently manually specified by the designer. Manual specification of OTs is not only an extremely time consuming task, but is also highly error-prone. In this paper, we present AutoOT, an algorithm to automatically generate OTs from a high-level processor description. Our experiments on the Intel XScale processor model running MiBench benchmarks demonstrate that AutoOT greatly reduces the time and effort of specification. Automatic generation of OTs makes it feasible to perform full bypass exploration on the Intel XScale and thus discover interesting alternate bypass configurations in a reasonable time. To further reduce the compile-time overhead of OT generation, we propose another novel algorithm, AutoOTDB. AutoOTDB is able to cut the compile-time overhead of OT generation by half.

References

[1]

P. Ahuja, D. W. Clark, and A. Rogers. The performance impact of incomplete bypassing in processor pipelines. In Proc. of Symposium on Microarchitecture MICRO-28, 1995.

Digital Library

[2]

E. S. Davidson. The design and control of pipelined function generators. Int. IEEE Conf. on Systems Networks and Computers, pages 19--21, 1971.

[3]

E. S. Davidson. Effective control for pipelined processors. IEEE COMPCON, pages 181--184, 1975.

[4]

M. Freericks. The nML machine description formalism. T.U. Berlin, Fachbereich Informatik, Berlin, 1991.

[5]

P. Grun, A. Halambi, N. Dutt, and A. Nicolau. Rtgen: an algorithm for automatic generation of reservation tables from architectural descriptions. IEEE Trans. Very Large Scale Integr. Syst., 11(4):731--737, 2003.

Digital Library

[6]

J. C. Gyllenhaal, W. mei W. Hwu, and B. R. Rau. Optimization of machine descriptions for efficient use. In MICRO 29, pages 349--358, Washington, DC, USA, 1996. IEEE Computer Society.

Digital Library

[7]

G. Hadjiyiannis, S. Hanono, and S. Devadas. Isdl: an instruction set description language for retargetability. In DAC '97, pages 299--302, New York, NY, USA, 1997.

Digital Library

[8]

A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: A language for architecture exploration through compiler/simulator retargetability. In Proceedings of Design Automation and Test in Europe, 1999.

Digital Library

[9]

C. W. Milner and J. W. Davidson. Quick piping: a fast, high-level model for describing processor pipelines. In LCTES/SCOPES '02, pages 175--184, New York, NY, USA, 2002. ACM Press.

Digital Library

[10]

S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr. Lisa - machine description language for cycle-accurate models of programmable dsp architectures. In DAC '99, pages 933--938, New York, NY, USA, 1999. ACM Press.

Digital Library

[11]

A. Shrivastava, N. D. Dutt, A. Nicolau, and E. Earlie. PBExplore: A framework for compiler-in-the-loop exploration of partial bypassing in embedded processors. In DATE, pages 1264--1269, 2005.

Digital Library

[12]

A. Shrivastava, E. Earlie, N. Dutt, and A. Nicolau. Operation tables for scheduling in the presence of incomplete bypassing. In CODES+ISSS '04, pages 194--199, New York, NY, USA, 2004. ACM Press.

Digital Library

[13]

C. Siska. A processor desription language supporting retargetable multi-pipeline dsp program development tools. In ISSS '98, pages 31--36, Washington, DC, USA, 1998. IEEE Computer Society.

Digital Library

[14]

Synopsys Inc., http://www.synopsys.com/products/logic/design_compiler.html. Synopsys Design Compiler, 2001.

[15]

G. Zimmermann. The mimola design system a computer aided digital processor design method. In DAC '79, pages 53--58, Piscataway, NJ, USA, 1979. IEEE Press.

Digital Library

Cited By

Zhu QShrivastava ADutt NLauwereins RMadsen J(2007)Interactive presentation: Functional and timing validation of partially bypassed processor pipelinesProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266617(1164-1169)Online publication date: 16-Apr-2007
https://dl.acm.org/doi/10.5555/1266366.1266617
Brandner FEbner DKrall AKim TSainrat PLumetta SNavarro N(2007)Compiler generation from structural architecture descriptionsProceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems10.1145/1289881.1289886(13-22)Online publication date: 30-Sep-2007
https://dl.acm.org/doi/10.1145/1289881.1289886
Mishra PShrivastava ADutt NMalik SFix LKahng A(2004)Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCsProceedings of the 41st annual Design Automation Conference10.1145/996566.1142985(626-658)Online publication date: 7-Jun-2004
https://dl.acm.org/doi/10.1145/996566.1142985

Recommendations

Automatic Design Space Exploration of Register Bypasses in Embedded Processors

Register bypassing is a popular and powerful architectural feature to improve processor performance in pipelined processors by eliminating certain data hazards. However, extensive bypassing comes with a significant impact on cycle time, area, and power ...
Automatic custom instruction identification for application-specific instruction set processors

The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Automatic generation of application specific processors
CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems

An application-specific instruction-set processor (ASIP) is ideally suited for embedded applications that have demanding performance, size, and power requirements that cannot be satisfied by a general purpose processor. ASIPs also have time-to-market ...

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings

DATE '06: Proceedings of the conference on Design, automation and test in Europe: Proceedings

March 2006

1390 pages

ISBN:3981080106

General Chair:
Georges Gielen
KU Leuven, BE

Sponsors

EDAA: European Design Automation Association
The EDA Consortium
IEEE-CS\DATC: The IEEE Computer Society

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 06 March 2006

Qualifiers

Article

Acceptance Rates

DATE '06 Paper Acceptance Rate 267 of 834 submissions, 32%;

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
134
Total Downloads

Downloads (Last 12 months)19
Downloads (Last 6 weeks)2

Reflects downloads up to 23 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhu QShrivastava ADutt NLauwereins RMadsen J(2007)Interactive presentation: Functional and timing validation of partially bypassed processor pipelinesProceedings of the conference on Design, automation and test in Europe10.5555/1266366.1266617(1164-1169)Online publication date: 16-Apr-2007
https://dl.acm.org/doi/10.5555/1266366.1266617
Brandner FEbner DKrall AKim TSainrat PLumetta SNavarro N(2007)Compiler generation from structural architecture descriptionsProceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems10.1145/1289881.1289886(13-22)Online publication date: 30-Sep-2007
https://dl.acm.org/doi/10.1145/1289881.1289886
Mishra PShrivastava ADutt NMalik SFix LKahng A(2004)Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCsProceedings of the 41st annual Design Automation Conference10.1145/996566.1142985(626-658)Online publication date: 7-Jun-2004
https://dl.acm.org/doi/10.1145/996566.1142985

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents