Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/2492708.2492720acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

TagTM - accelerating STMs with hardware tags for fast meta-data access

Published: 12 March 2012 Publication History

Abstract

In this paper we introduce TagTM, a Software Transactional Memory (STM) system augmented with a new hardware mechanism that we call GTags. GTags are new hardware cache coherent tags that are used for fast meta-data access. TagTM uses GTags to reduce the cost associated with accesses to the transactional data and corresponding metadata. For the evaluation of TagTM, we use the STAMP TM benchmark suite. In the average case TagTM provides a speedup of 7-15% (across all STAMP applications), and in the best case shows up to 52% speedup of committed transaction execution time (for SSCA2 application).

References

[1]
A.-R. Adl-Tabatabai, B. T. Lewis, V. Menon, B. R. Murphy, B. Saha, and T. Shpeisman. Compiler and runtime support for efficient software transactional memory. SIGPLAN Not., 41:26--37, June 2006.
[2]
L. Baugh, N. Neelakantam, and C. Zilles. Using hardware memory protection to build a high-performance, strongly-atomic hybrid transactional memory. In Proceedings of the 35th Annual International Symposium on Computer Architecture, ISCA '08, pages 115--126, Washington, DC, USA, 2008. IEEE Computer Society.
[3]
N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The m5 simulator: Modeling networked systems. IEEE Micro, 26:52--60, July 2006.
[4]
C. Cao Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford transactional applications for multi-processing. In IISWC '08: Proc. 11th IEEE International Symposium on Workload Characterization, pages 35--46, September 2008.
[5]
C. Cascaval, C. Blundell, M. Michael, H. W. Cain, P. Wu, S. Chiras, and S. Chatterjee. Software transactional memory: Why is it only a research toy? Queue, 6:46--58, September 2008.
[6]
S. Chen, M. Kozuch, T. Strigkos, B. Falsafi, P. B. Gibbons, T. C. Mowry, V. Ramachandran, O. Ruwase, M. Ryan, and E. Vlachos. Flexible hardware acceleration for instruction-grain program monitoring. SIGARCH Comput. Archit. News, 36:377--388, June 2008.
[7]
L. Hammond, V. Wong, M. Chen, B. D. Carlstrom, J. D. Davis, B. Hertzberg, M. K. Prabhu, H. Wijaya, C. Kozyrakis, and K. Olukotun. Transactional memory coherence and consistency. In Proceedings of the 31st annual international symposium on Computer architecture, ISCA '04, pages 102--, Washington, DC, USA, 2004. IEEE Computer Society.
[8]
T. Harris, J. Larus, and R. Rajwar. Transactional Memory (Synthesis Lectures on Computer Architecture). Morgan & Claypool Publishers, 2nd edition, June 2010.
[9]
T. Harris, S. Tomic, A. Cristal, and O. Unsal. Dynamic filtering: multi-purpose architecture support for language runtime systems. SIGARCH Comput. Archit. News, 38:39--52, March 2010.
[10]
M. Herlihy and J. E. B. Moss. Transactional memory: architectural support for lock-free data structures. SIGARCH Comput. Archit. News, 21:289--300, May 1993.
[11]
C. C. Minh, M. Trautmann, J. Chung, A. McDonald, N. Bronson, J. Casper, C. Kozyrakis, and K. Olukotun. An effective hybrid transactional memory system with strong isolation guarantees. In ISCA '07: Proc. 34th International Symposium on Computer architecture, pages 69--80, June 2007.
[12]
T. Riegel, P. Felber, and C. Fetzer. Dynamic performance tuning of word-based software transactional memory. In PPoPP'08: Proc. 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 237--246, February 2008.
[13]
B. Saha, A.-R. Adl-Tabatabai, and Q. Jacobson. Architectural support for software transactional memory. In MICRO '06: Proc. 39th IEEE/ACM International Symposium on Microarchitecture, pages 185--196, December 2006.
[14]
P. Shivakumar and N. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. Technical report, Technical Report 2001/2, Compaq Computer Corporation, 2001.
[15]
G. Venkataramani, B. Roemer, Y. Solihin, and M. Prvulovic. Mem-tracker: Efficient and programmable support for memory access monitoring and debugging. In Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, pages 273--284, Washington, DC, USA, 2007. IEEE Computer Society.
[16]
R. M. Yoo, Y. Ni, A. Welc, B. Saha, A.-R. Adl-Tabatabai, and H.-H. S. Lee. Kicking the tires of software transactional memory: Why the going gets tough. In SPAA '08: Proc. 20th annual symposium on parallelism in algorithms and architectures, pages 265--274, June 2008.
[17]
N. Zeldovich, H. Kannan, M. Dalton, and C. Kozyrakis. Hardware enforcement of application security policies using tagged memory. In Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08, pages 225--240, Berkeley, CA, USA, 2008. USENIX Association.
[18]
F. Zyulkyarov, S. Stipic, T. Harris, O. S. Unsal, A. Cristal, I. Hur, and M. Valero. Discovering and understanding performance bottlenecks in transactional applications. In Proceedings of the 19th international conference on Parallel architectures and compilation techniques, PACT '10, pages 285--294, New York, NY, USA, 2010. ACM.

Cited By

View all
  • (2013)Profile-guided transaction coalescing—lowering transactional overheads by merging transactionsACM Transactions on Architecture and Code Optimization10.1145/2541228.255530610:4(1-18)Online publication date: 1-Dec-2013

Index Terms

  1. TagTM - accelerating STMs with hardware tags for fast meta-data access

        Recommendations

        Comments

        Information & Contributors

        Information

        Published In

        cover image ACM Conferences
        DATE '12: Proceedings of the Conference on Design, Automation and Test in Europe
        March 2012
        1690 pages
        ISBN:9783981080186

        Sponsors

        Publisher

        EDA Consortium

        San Jose, CA, United States

        Publication History

        Published: 12 March 2012

        Check for updates

        Qualifiers

        • Research-article

        Conference

        DATE '12
        Sponsor:
        • EDAA
        • EDAC
        • SIGDA
        • The Russian Academy of Sciences
        DATE '12: Design, Automation and Test in Europe
        March 12 - 16, 2012
        Dresden, Germany

        Acceptance Rates

        Overall Acceptance Rate 518 of 1,794 submissions, 29%

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)0
        • Downloads (Last 6 weeks)0
        Reflects downloads up to 12 Sep 2024

        Other Metrics

        Citations

        Cited By

        View all
        • (2013)Profile-guided transaction coalescing—lowering transactional overheads by merging transactionsACM Transactions on Architecture and Code Optimization10.1145/2541228.255530610:4(1-18)Online publication date: 1-Dec-2013

        View Options

        Get Access

        Login options

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        Media

        Figures

        Other

        Tables

        Share

        Share

        Share this Publication link

        Share on social media