Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.5555/800032.800673acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article
Free access

Design through transformation

Published: 27 June 1983 Publication History

Abstract

The design and verification subsystem (DAV) within IBM's engineering design system (EDS) was developed to significantly increase logic designer productivity. To obtain this gain in productivity, emphasis was placed on creating a system environment which would encourage a structured approach towards design. A key component within DAV is the logic transformation subsystem (LTS). Using LTS, the designer can automatically synthesize and map a higher-level logic description into a design implementation under cost, performance, and technology constraints. This paper describes the various uses of transformation within a structured design context and provides details on the implementation of LTS.

References

[1]
P. Horstmann, F. Rubin, "A Logic Entry Front-end for Improved Engineering Productivity," 20th Design Automation Conference, ACM and IEEE, Miami, Florida, 1983.
[2]
D. Cheng, F. Magistro, C. Rimkus, M. Wayne, "Design Verification in a VLSI Design Environment: A Hierarchically Based Interactive Simulation System," 20th Design Automation Conference, ACM IEEE, Miami, Florida, 1983.
[3]
R. Bahnsen, G. Smith, H. Halliwell, "Boolean Comparison of Hardware and Flowcharts," IBM J. Res. Develop. 26, 106-116, 1/82.
[4]
G. Parasch and R. Price, "Development and Application of a Designer Oriented Cyclic Simulator," 13th Design Automation Conference, San Francisco, California, 48-53, 6/76.
[5]
J. Chen, W. Chin, T. Jen, J. Hutt, "A High-Density Bipolar Logic Masterslice for Small Systems," IBM J. Res. Develop. 25, 142-151, 5/81.
[6]
M. Monachino, "Design Verification System for Large-Scale LSI Designs," IBM J. Res. Develop. 26, 106-116, 1/82.
[7]
J. Darringer and W. Joyner, "A New Approach to Logic Synthesis," 17th Design Automation Conference, Minneapolis, Minnesota, 543-549, 1980.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DAC '83: Proceedings of the 20th Design Automation Conference
June 1983
700 pages

Sponsors

Publisher

IEEE Press

Publication History

Published: 27 June 1983

Check for updates

Qualifiers

  • Article

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25
62nd ACM/IEEE Design Automation Conference
June 22 - 26, 2025
San Francisco , CA , USA

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)26
  • Downloads (Last 6 weeks)4
Reflects downloads up to 11 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (1991)An ECL logic synthesis systemProceedings of the 28th ACM/IEEE Design Automation Conference10.1145/127601.127637(106-111)Online publication date: 1-Jun-1991
  • (1987)TRIP: an automated technology mapping systemProceedings of the 24th ACM/IEEE Design Automation Conference10.1145/37888.37966(523-529)Online publication date: 1-Oct-1987
  • (1987)The IBM VHDL design systemProceedings of the 24th ACM/IEEE Design Automation Conference10.1145/37888.37960(484-490)Online publication date: 1-Oct-1987
  • (1985)Looking for Mr. “Turnkey”Proceedings of the 22nd ACM/IEEE Design Automation Conference10.5555/317825.317919(405-409)Online publication date: 1-Jun-1985
  • (1984)PolarisProceedings of the 21st Design Automation Conference10.5555/800033.800815(322-328)Online publication date: 25-Jun-1984
  • (1983)Structured design verificationProceedings of the 20th Design Automation Conference10.5555/800032.800672(246-252)Online publication date: 27-Jun-1983

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media