default search action

combined dblp search
author search
venue search
publication search

ask others

Stephen G. Chappell

> Home > Persons

Person information

affiliation: Bell Laboratories, Naperville, IL, USA

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

1970 – 1979

see FAQ

What is the meaning of the colors in the publication lists?

1978
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/tc/MenonC78
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/MenonC78
Premachandran R. Menon, Stephen G. Chappell:
Deductive Fault Simulation with Functional Blocks. IEEE Trans. Computers 27(8): 689-695 (1978)
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/compsac/ChappellGJS78
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/compsac/ChappellGJS78
Stephen G. Chappell, Newman Guttman, Warren H. Jessop, Terry L. Shockey:
EPLX: A High Level Language for Electronic Switching Systems. COMPSAC 1978: 78-83
1976
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChappellMPS76
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChappellMPS76
Stephen G. Chappell, Prem R. Menon, John F. Pellegrin, A. M. Schowe:
Functional simulation in the lamp system. DAC 1976: 42-47
1975
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/computer/ChangC75
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/computer/ChangC75
Herbert Y. Chang, Stephen G. Chappell:
Deductive Techniques for Simulating Logic Circuits. Computer 8(3): 52-59 (1975)
1974
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tc/ChangCES74
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/ChangCES74
Herbert Yu-Pang Chang, Stephen G. Chappell, Charles H. Elmendorf, Lonnie D. Schmidt:
Comparison of Parallel and Deductive Fault Simulation Methods. IEEE Trans. Computers 23(11): 1132-1138 (1974)
1971
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/afips/ChappellY71
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/afips/ChappellY71
Stephen G. Chappell, Stephen S. Yau:
Simulation of large asynchronous logic circuits using an ambiguous gate model. AFIPS Fall Joint Computing Conference 1971: 651-661

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.