Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

"A 1.2-GS/s 8-bit two-step SAR ADC in 65-nm CMOS with passive residue transfer."

Hai Huang, Ling Du, Yun Chiu (2015)

Details and statistics

DOI: 10.1109/ASSCC.2015.7387462

access: closed

type: Conference or Workshop Paper

metadata version: 2017-09-18