"Utility Aware Snoozy Caches for Energy Efficient Chip Multi-Processors."

Ashwini A. Kulkarni et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3194554.3194581

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/KulkarniCMK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/KulkarniCMK18
Ashwini A. Kulkarni, Shounak Chakraborty, Shrinivas P. Mahajan, Hemangee K. Kapoor:
Utility Aware Snoozy Caches for Energy Efficient Chip Multi-Processors. ACM Great Lakes Symposium on VLSI 2018: 249-254

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.