"Timing Arc based logic analysis for false noise reduction."

Murthy Palla et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1687399.1687440

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/PallaBEAD09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/PallaBEAD09
Murthy Palla, Jens Bargfrede, Stephan Eggersglüß, Walter Anheier, Rolf Drechsler:
Timing Arc based logic analysis for false noise reduction. ICCAD 2009: 225-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.