Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
  • Chen D, Lim W, Bakhshalipour M, Gibbons P, Hoe J and Parno B. HerQules: securing programs via hardware-enforced message queues. Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. (773-788).

    https://doi.org/10.1145/3445814.3446736

  • Calciu I, Puddu I, Kolli A, Nowatzyk A, Gandhi J, Mutlu O and Subrahmanyam P. Project PBerry. Proceedings of the Workshop on Hot Topics in Operating Systems. (127-135).

    https://doi.org/10.1145/3317550.3321424

  • Gemieux M, Li M, Savaria Y, David J and Zhu G. A Hybrid Architecture With Low Latency Interfaces Enabling Dynamic Cache Management. IEEE Access. 10.1109/ACCESS.2018.2876597. 6. (62826-62839).

    https://ieeexplore.ieee.org/document/8494740/

  • Caulfield A, Chung E, Putnam A, Angepat H, Fowers J, Haselman M, Heil S, Humphrey M, Kaur P, Kim J, Lo D, Massengill T, Ovtcharov K, Papamichael M, Woods L, Lanka S, Chiou D and Burger D. A cloud-scale acceleration architecture. The 49th Annual IEEE/ACM International Symposium on Microarchitecture. (1-13).

    /doi/10.5555/3195638.3195647

  • Caulfield A, Chung E, Putnam A, Angepat H, Fowers J, Haselman M, Heil S, Humphrey M, Kaur P, Kim J, Lo D, Massengill T, Ovtcharov K, Papamichael M, Woods L, Lanka S, Chiou D and Burger D. (2016). A cloud-scale acceleration architecture 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 10.1109/MICRO.2016.7783710. 978-1-5090-3508-3. (1-13).

    http://ieeexplore.ieee.org/document/7783710/

  • Mavroidis I, Papaefstathiou I, Lavagno L, Nikolopoulos D, Koch D, Goodacre J, Sourdis I, Papaefstathiou V, Coppola M and Palomino M. ECOSCALE. Proceedings of the 2016 Conference on Design, Automation & Test in Europe. (696-701).

    /doi/10.5555/2971808.2971969

  • Pham-Quoc C, Ashraf I, Al-Ars Z and Bertels K. Heterogeneous Hardware Accelerators with Hybrid Interconnect. Proceedings of the 2015 International Conference on Advanced Computing and Applications (ACOMP). (59-66).

    https://doi.org/10.1109/ACOMP.2015.26

  • Putnam A, Caulfield A, Chung E, Chiou D, Constantinides K, Demme J, Esmaeilzadeh H, Fowers J, Gopal G, Gray J, Haselman M, Hauck S, Heil S, Hormati A, Kim J, Lanka S, Larus J, Peterson E, Pope S, Smith A, Thong J, Xiao P and Burger D. (2014). A reconfigurable fabric for accelerating large-scale datacenter services. ACM SIGARCH Computer Architecture News. 42:3. (13-24). Online publication date: 16-Oct-2014.

    https://doi.org/10.1145/2678373.2665678

  • Putnam A, Caulfield A, Chung E, Chiou D, Constantinides K, Demme J, Esmaeilzadeh H, Fowers J, Gopal G, Gray J, Haselman M, Hauck S, Heil S, Hormati A, Kim J, Lanka S, Larus J, Peterson E, Pope S, Smith A, Thong J, Xiao P and Burger D. A reconfigurable fabric for accelerating large-scale datacenter services. Proceeding of the 41st annual international symposium on Computer architecuture. (13-24).

    /doi/10.5555/2665671.2665678

  • Putnam A, Caulfield A, Chung E, Chiou D, Constantinides K, Demme J, Esmaeilzadeh H, Fowers J, Gopal G, Gray J, Haselman M, Hauck S, Heil S, Hormati A, Kim J, Lanka S, Larus J, Peterson E, Pope S, Smith A, Thong J, Xiao P and Burger D. (2014). A reconfigurable fabric for accelerating large-scale datacenter services 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA). 10.1109/ISCA.2014.6853195. 978-1-4799-4394-4. (13-24).

    http://ieeexplore.ieee.org/document/6853195/

  • Yang H, Fleming K, Adler M and Emer J. (2014). LEAP Shared Memories: Automating the Construction of FPGA Coherent Memories 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 10.1109/FCCM.2014.43. 978-1-4799-5111-6. (117-124).

    http://ieeexplore.ieee.org/document/6861605/

  • Papakonstantinou A, Gururaj K, Stratton J, Chen D, Cong J and Hwu W. (2013). Efficient compilation of CUDA kernels for high-performance computing on FPGAs. ACM Transactions on Embedded Computing Systems. 13:2. (1-26). Online publication date: 1-Sep-2013.

    https://doi.org/10.1145/2514641.2514652

  • Sun S, Monga M, Jones P and Zambreno J. An I/O Bandwidth-Sensitive Sparse Matrix-Vector Multiplication Engine on FPGAs. IEEE Transactions on Circuits and Systems I: Regular Papers. 10.1109/TCSI.2011.2161389. 59:1. (113-123).

    http://ieeexplore.ieee.org/document/5982109/

  • Yan L, Wu B, Wen Y, Zhang S and Chen T. A Reconfigurable Processor Architecture Combining Multi-core and Reconfigurable Processing Unit. Proceedings of the 2010 10th IEEE International Conference on Computer and Information Technology. (2897-2902).

    https://doi.org/10.1109/CIT.2010.484

  • Steffen C and Genest G. Nallatech In-Socket FPGA Front-Side Bus Accelerator. Computing in Science & Engineering. 10.1109/MCSE.2010.45. 12:2. (78-83).

    http://ieeexplore.ieee.org/document/5432303/

  • Masthead. Computing in Science & Engineering. 10.1109/MCSE.2010.43. 12:2. (1-1).

    http://ieeexplore.ieee.org/document/5432289/