Okumura T, Minami F, Shimazaki K, Kuwada K and Hashimoto M. Gate delay estimation in STA under dynamic power supply noise. Proceedings of the 2010 Asia and South Pacific Design Automation Conference. (775-780).
Chen H, Chang C and Hwang T. New spare cell design for IR drop minimization in Engineering Change Order. Proceedings of the 46th Annual Design Automation Conference. (402-407).
Tao Y and Lim S. Decoupling capacitor planning with analytical delay model on RLC power grid. Proceedings of the Conference on Design, Automation and Test in Europe. (839-844).
Chen P, Liu C and Hwang T. Transition-aware decoupling-capacitor allocation in power noise reduction. Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design. (426-429).
Graziano M, Forzan C and Pandini D. Power supply selective mapping for accurate timing analysis. Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation. (267-276).
Pant S and Blaauw D. Static timing analysis considering power supply variations. Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design. (365-371).
Shao M, Gao Y, Yuan L and Wong M. IR Drop and Ground Bounce Awareness Timing Model. Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design. (226-231).
Hashimoto M, Yamaguchi J, Sato T and Onodera H. Timing analysis considering temporal supply voltage fluctuation. Proceedings of the 2005 Asia and South Pacific Design Automation Conference. (1098-1101).
Hashimoto M, Yamaguchi J and Onodera H. Timing analysis considering spatial power/ground level variation. Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design. (814-820).