Article

A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design

Authors:

Jun GuAuthors Info & Claims

ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference

Pages 677 - 682

Published: 27 January 2004 Publication History

Abstract

With the exponential reduction in scaling of feature size, inter-wire coupling capacitance becomes the dominant part of load capacitance. Two problems are introduced by coupling, delay deterioration and crosstalk. This paper presents a timing-driven global routing algorithm with consideration of coupling effects and crosstalk avoidance. Our work differs from the existing ones in that we design a global routing "framework" which performs well in routablity, timing, and also facilitate the detailed routing in crosstalk avoidance. Experimental results on industrial circuits show that, the algorithm leads to substantial delay reduction and effective crosstalk elimination.

References

[1]

H. B. Bakoglu, "Circuits, Interconnections and Packaging for VLSI", Addison-Wesley, 1990.

[2]

D. Sylvester, C. M. Hu, O. S. Nakagawa, S. Y. Oh, "Interconnect Scaling: Signal Integrity and Performance in Future High-speed CMOS Designs", In: Proceedings of VLSI Symposium on Technology, Honolulu, HI, USA, pp.42--43, 1998.

[3]

M. Rose, M. Wiesel, D. Kirkpatrick, N. Nettleton, "Dense, Performance Directed, Auto Place and Route", In: Proceedings of IEEE CICC, Rochester, NY, pp.11.1.1--11.1.4, 1988.

[4]

X. L. Hong, T. X. Xue, J. Huang, C. K. Cheng, E. S. kuh, "TIGER: An Efficient Timing-Driven Global Router for Gate Array and Standard Cell Layout Design", IEEE Trans. on CAD, 16(11), pp.1323--1330, 1997.

Digital Library

[5]

J. Hu, S. S. Sapatnekar, "A Timing-constrained Algorithm for Simultaneous Global Routing of Multiple Nets", In: Proceedings of IEEE/ACM ICCAD, San Jose, CA, pp.99--103, 2000.

Digital Library

[6]

T. Jing et al, "A Novel and Efficient Timing-Driven Global Router for Standard Cell Layout Design Based on Critical Network Concept", In: Proceedings of IEEE ISCAS, Scottsdale, USA, pp. I165--I168, 2002.

[7]

W. C. Elmore, "The Transient Response of Lumped Linear Networks with Particular Regard to Wideband Amplifiers", J. of Applied Physics, 19(1):pp.55--59, 1948.

[8]

T. Sakurai, "Approximation of Wiring Delay in MOSFET LSI", IEEE J. of SSC, 18(4): pp.418--426, 1983.

[9]

H. Zhou and D. F. Wong, "An Optimal Algorithm for River Routing with Crosstalk Constraints," In: Proceedings of IEEE/ACM ICCAD, SanJose, CA, pp. 310--315, 1996.

Digital Library

[10]

S. S. Sapatnekar, "A Timing Model Incorporating the Effect of Crosstalk on Delay and its Application to Optimal Channel Routing", IEEE Trans. on CAD, Vol. 19, No.5, pp.550--559, 2000.

Digital Library

[11]

K. C. Hsu, Y. C. Lin, P. X. Chiu, and T. M. Hsieh, "Minimum Crosstalk Channel Routing with Dogleg", In: Proceedings of IEEE ISCAS, Geneva, pp. 73--76, 2000.

[12]

H. Zhou, and D. F. Wong, "Global Routing with Crosstalk Constraints", IEEE Trans. on CAD, Vol. 18, No. 11, pp. 1683--1688, 1999.

Digital Library

[13]

James D. Z. Ma and Lei He, "Towards Global Routing with RLC Crosstalk Constraints", In: Proceedings of IEEE/ACM DAC, New Orleans, Louisiana, pp. 669--672, 2002.

Digital Library

[14]

T. Xue, E. S. Kuh, and D. Wang, "Post global routing crosstalk risk stimation and reduction", In: Proceedings of IEEE/ACM ICCAD, pp. 302--309, 1996.

Digital Library

[15]

X. D. Yang, A Reduced Order Modeling and Analysis for VLSI RLC Interconnect, Ph.D. thesis, CSE Dept., UCSD, USA, 2000.

[16]

A. Odabasioglu, M. Celik, L. T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm", In: Proceedings of IEEE/ACM ICCAD, San Jose, CA, USA, pp.58--65, 1997.

Digital Library

[17]

J. Y. Xu, X. L. Hong, T. Jing, Y. C. Cai, J. Gu, "A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design", IEICE Trans. Fundamentals, Vol E86-A, No.12 December 2003.

[18]

J. Y. Xu, X. L. Hong, et al "An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global Routing", In IEEE/ACM ASP-DAC, Bangalore, India, pp.473--478, 2002.

Digital Library

[19]

L. He and K. M. Lepak, "Simultaneous shielding insertion and net ordering for capacitive and inductive coupling minimization," In: IEEE/ACM ISPD, pp.56--61, 2000.

Digital Library

[20]

T. Sakurai and K. Tamaru, "Simple formulas for two and three dimensional capacitance," IEEE Trans. on Electron Devices, pp. 183--185, 1983.

Cited By

Jing TZhang LLiang JXu JHong XXiong JHe LTang T(2005)A Min-area Solution to Performance and RLC Crosstalk Driven Global Routing ProblemProceedings of the 2005 Asia and South Pacific Design Automation Conference10.1145/1120725.1120786(115-120)Online publication date: 18-Jan-2005
https://dl.acm.org/doi/10.1145/1120725.1120786

A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design
1. Hardware

Recommendations

A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design

With the exponential reduction in the scaling of feature size, inter-wire coupling capacitance becomes the dominant part of load capacitance. Two problems are introduced by couplings delay deterioration and crosstalk. This paper presents a timing-driven ...
Ultra-Low-Leakage and High-Performance Logic Circuit Design Using Multiparameter Asymmetric FinFETs
Regular Papers

Recently, multigate field-effect transistors have started replacing traditional planar MOSFETs to keep pace with Moore’s Law in deep submicron technology. Among different multigate transistors, FinFETs have become the preferred choice of the ...
Bitline Leakage Current Compensation Circuit for High-Performance SRAM Design
NAS '12: Proceedings of the 2012 IEEE Seventh International Conference on Networking, Architecture, and Storage

The leakage current existing in the bitline of SRAM has attracted more and more concerns for the operation of high-performance SRAM design, especially with the decrease of the threshold voltage of the transistor for high-performance demand, the leakage ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference

January 2004

957 pages

ISBN:0780381750

General Chair:
Masaharu Imai
Osaka University

Sponsors

IPSJ: Information Processing Society of Japan
IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE: Institute of Electronics, Information and Communication Engineers

Publisher

IEEE Press

Publication History

Published: 27 January 2004

Check for updates

Qualifiers

Article

Conference

ASPDAC04

Sponsor:

IPSJ
SIGDA
IEICE

ASPDAC04: Asia and South Pacific Design Automation Conference 2004

January 27 - 30, 2004

Yokohama, Japan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
255
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 22 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Jing TZhang LLiang JXu JHong XXiong JHe LTang T(2005)A Min-area Solution to Performance and RLC Crosstalk Driven Global Routing ProblemProceedings of the 2005 Asia and South Pacific Design Automation Conference10.1145/1120725.1120786(115-120)Online publication date: 18-Jan-2005
https://dl.acm.org/doi/10.1145/1120725.1120786

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Table of Conten