Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1007/11499107_5guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Effective preprocessing in SAT through variable and clause elimination

Published: 19 June 2005 Publication History

Abstract

Preprocessing SAT instances can reduce their size considerably. We combine variable elimination with subsumption and self-subsuming resolution, and show that these techniques not only shrink the formula further than previous preprocessing efforts based on variable elimination, but also decrease runtime of SAT solvers substantially for typical industrial SAT problems. We discuss critical implementation details that make the reduction procedure fast enough to be practical.

References

[1]
Subbarayan, S., Pradhan, D.: NiVER: Non increasing variable elimination resolution for preprocessing SAT instances. (In: Prel. Proc. SAT'04).
[2]
Davis, M., Logemann, G., Loveland, D.: A machine program for theorem proving. Comm. of the ACM 5 (1962).
[3]
Bacchus, F., Winter, J.: Effective preprocessing with hyper-resolution and equality reduction. In: Proc. SAT'03. (Volume 2919 of LNCS.).
[4]
Brafman, R.: A simplifier for propositional formulas with many binary clauses. IEEE Trans. on Systems, Man, and Cybernetics 34 (2004).
[5]
Lynce, I., Marques-Silva, J.: Probing-based preprocessing techniques for propositional satisfiability. (In: Proc. ICTAI'03).
[6]
Novikov, Y.: Local search for boolean relations on the basis of unit propagation. (In: Proc. of DATE'03).
[7]
Stålmarck, G.: A system for determining propositional logic theorems by applying values and rules to triplets that are generated from a formula (1989) Swedish Patent No 467 076.
[8]
Kunz, W., Pradhan, D.: Recursive learning: An attractive alternative to the decision tree for test generation in digital circuits. (In: Proc. ITC'92).
[9]
Kühlmann, A., Paruthi, V., Krohm, F., Ganai, M.: Robust boolean reasoning for equivalence checking and functional property verification. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 21 (2002).
[10]
Davis, M., Putnam, H.: A computing procedure for quantification theory. Journal of the ACM 7 (1960).
[11]
Chatalic, P., Simon, L.: ZRes: The old Davis-Putnam procedure meets ZBDDs. In: Proc. CADE'00. (Number 1831 in LNAI).
[12]
Biere, A.: Resolve and expand. (In: Prel. Proc. SAT'04).
[13]
Boy de la Tour, T.: An optimality result for clause form translation. Journal of Symbolic Computation 14 (1992).
[14]
Jackson, P., Sheridan, D.: Clause form conversions for boolean circuits. (In: Prel. Proc. SAT'04).
[15]
Plaisted, D., Greenbaum, S.: A structure-preserving clause form translation. Journal of Symbolic Computation 2 (1986).
[16]
Velev, M.: Efficient translation of boolean formulas to CNF in in formal verification of microprocessors. (In: Proc. ASP-DAC'04).
[17]
Tseitin, G.: On the complexity of derivation in propositional calculus. Studies in Constr. Math. and Math. Logic (1968).
[18]
Giunchiglia, E., Maratea, M., Tacchella, A.: Dependent and independent variables for propositional satisfiability. In: Proc. JELIA'02. (Volume 2424 of LNCS.).
[19]
Ostrowski, R., Grégoire, É., Mazure, B., Saïs, L.: Recovering and exploiting structural knowledge from CNF formulas. In: Proc. CP'02. (Volume 2470 of LNCS.).
[20]
Grégoire, É., Ostrowski, R., Mazure, B., Saïs, L.: Automatic extraction of functional dependencies. (In: Prel. Proc. SAT'04).
[21]
Eén, N., Sörensson, N.: An extensible SAT solver. In: Proc. SAT'03. (Volume 2919 of LNCS.).
[22]
Sörensson, N.: (Conflict clause simplification using subsumption resolution) paper in preparation.
[23]
Eén, N., Sörensson, N.: Temporal induction by incremental SAT solving. In: Proc. BMC'03. (Volume 89(4) of ENTCS.).

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
SAT'05: Proceedings of the 8th international conference on Theory and Applications of Satisfiability Testing
June 2005
491 pages
ISBN:3540262768
  • Editors:
  • Fahiem Bacchus,
  • Toby Walsh

Sponsors

  • INTEL: Intel Corporation
  • Cadence Design Systems
  • Microsoft Research: Microsoft Research
  • Intelligence Information Systems Institute: Intelligence Information Systems Institute
  • CoLogNet Network of Excellence: CoLogNet Network of Excellence

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 19 June 2005

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 06 Oct 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Adaptive SAT Modeling for Optimal Pattern Retargeting in IEEE 1687 NetworksIEEE Transactions on Computers10.1109/TC.2023.333619873:2(536-547)Online publication date: 1-Feb-2024
  • (2024)Certified SAT solving with GPU accelerated inprocessingFormal Methods in System Design10.1007/s10703-023-00432-z62:1-3(79-118)Online publication date: 1-Jun-2024
  • (2024)Binary Implication Hypergraphs for the Representation and Simplification of Propositional FormulaeLogic-Based Program Synthesis and Transformation10.1007/978-3-031-71294-4_4(64-81)Online publication date: 9-Sep-2024
  • (2024)CaDiCaL 2.0Computer Aided Verification10.1007/978-3-031-65627-9_7(133-152)Online publication date: 24-Jul-2024
  • (2024)Certified MaxSAT PreprocessingAutomated Reasoning10.1007/978-3-031-63498-7_24(396-418)Online publication date: 3-Jul-2024
  • (2023)A new variable ordering for in-processing bounded variable elimination in SAT solversProceedings of the Thirty-Second International Joint Conference on Artificial Intelligence10.24963/ijcai.2023/220(1979-1987)Online publication date: 19-Aug-2023
  • (2023)Parallel SAT Framework to Find Clustering of Differential Characteristics and Its ApplicationsSelected Areas in Cryptography – SAC 202310.1007/978-3-031-53368-6_20(409-428)Online publication date: 14-Aug-2023
  • (2023)On Incremental Pre-processing for SMTAutomated Deduction – CADE 2910.1007/978-3-031-38499-8_3(41-60)Online publication date: 1-Jul-2023
  • (2022)On Quantifying Literals in Boolean Logic and its Applications to Explainable AIJournal of Artificial Intelligence Research10.1613/jair.1.1275672(285-328)Online publication date: 4-Jan-2022
  • (2022)Domain Dependent Parameter Setting in SAT Solver Using Machine Learning TechniquesAgents and Artificial Intelligence10.1007/978-3-031-22953-4_8(169-200)Online publication date: 3-Feb-2022
  • Show More Cited By

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media