Article

Compiler optimizations with DSP-Specific semantic descriptions

Authors:

Yuan-Shin Hwang,

Jenq Kuen LeeAuthors Info & Claims

LCPC'02: Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing

Pages 75 - 89

https://doi.org/10.1007/11596110_6

Published: 25 July 2002 Publication History

Abstract

Due to the specialized architecture and stream-based instruction set, traditional DSP compilers usually yield poor-quality object codes. Lack of an insight into the DSP architecture and the specific semantics of DSP applications, a compiler would have trouble selecting appropriate special instructions to exploit advanced hardware features. In order to extract optimal performance from DSPs, we propose a set of user-specified directives called Digital Signal Processing Interface (DSPI), which can facilitate code generation by relaying DSP specific semantics to compilers. We have implemented a prototype compiler based on the SPAM and SUIF compiler toolkits and integrated the DSPI into the prototype compiler. The compiler is currently targeted to TI's TMS320C6X DSP and will be extended to a retargetable compiler toolkit for embedded systems and System-on-a-Chip (SoC) platforms. Preliminary experimental results show that by incorporating DSPI directives significant performance improvements can be achieved in several DSP applications.

References

[1]

Eduard Ayguade, Xavier Martorell, Jesus Labarta, Marc Gonzalez, and Nacho Navarro. Exploiting multiple levels of parallelism in openmp: A case study. In International Conference on Parallel Processing, pages 172-180, 1999.

Digital Library

[2]

D. Batten, S. Jinturkar, J. Glossner, M. Schulte, and P. D'Arcy. A new approach to dsp intrinsic functions. In Proceedings of the Hawaii International Conference on System Sciences, pages 908-918, January 2000.

Digital Library

[3]

D. Batten, S. Jinturkar, J. Glossner, M. Schulte, R. Peri, and P. D'Arcy. Interaction between optimizations and a new type of dsp intrinsic function. In Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT'99), November 1999.

[4]

Z. Bozkus, A. Choudhary, G. Fox, T. Haupt, and S. Ranka. Fortran 90d/hpf compiler for distributed memory mimd computers: design, implementation and performance results. In Proceedings of Supercomputing '93, pages 351-360, November 1993.

Digital Library

[5]

R. G. Chang, T. R. Chuang, and Jenq-Kuen Lee. Efficient support of parallel sparse computation for array intrinsic functions of fortran 90. In Proceedings of ACM International Conference on Supercomputing, July 1998.

Digital Library

[6]

Rong-Guey Chang, Jia-Shing Li, Tyng-Ruey Chuang, and Jenq Kuen Lee. Probabilistic inference schemes for sparsity structures of fortran 90 array intrinsics. In Proceedings of the 2001 International Conference on Parallel Processing, September 2001.

Digital Library

[7]

D. Chen, W. Zhao, and H. Ru. Design and implementation issues of intrinsic functions for embedded dsp processors. In Proceedings of the ACM SIGPLAN International Conference on Signal Processing Applications and Technology (ICSPAT'97), pages 505-509, September 1997.

[8]

Naji Ghazal, Richard Newton, and Jan Rabaey. Predicting performance potential of modern dsps. In Proceedings of IEEE/ACM Design Automation Conference (DAC), June 2000.

Digital Library

[9]

SPAM Research Group. SPAM Compiler User's Manual, September 1997. http://www.ee.princeton.edu/spam/.

[10]

Stanford Compiler Group. The SUIF Library, 1994. http://suif.stanford.edu/suif/suif1/docs/suif toc.html.

[11]

G. Hadjiyiannis, S. Hanono, and S. Devadas. Isdl: An instruction set description language for retargetability. In Proceedings of ACM/IEEE Design Automation Conference, October 1997.

Digital Library

[12]

Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh Khare, Nikil Dutt, and Alex Nicolau. Expression: A language for architecture exploration through compiler/ simulator retargetability. In Proceedings of Design, Automation, and Test in Europe conference (DATE), 1999.

Digital Library

[13]

Gwan-Hwan Hwang, Jenq Kuen Lee, and Dz-Ching Ju. Integrating automatic data alignment and array operation synthesis to optimize data parallel programs. In Proceedings of the 10th International Workshop on Languages and Compilers for Parallel Computing (LCPC'97), Augest 1997.

Digital Library

[14]

Gwan-Hwan Hwang, Jenq Kuen Lee, and Roy Dz-Ching Ju. A function-composition approach to synthesize fortran 90 array operations. Journal of Parallel and Distributed Computing, 54:1-47, 1998.

Digital Library

[15]

Yuan-Shin Hwang, Peng-Sheng Chen, Jenq-Kuen Lee, and Roy Ju. Probabilistic points-to analysis. In Proceedings of the 15th International Workshop on Languages and Compilers for Parallel Computing (LCPC'01), August 2001.

Digital Library

[16]

Texas Instruments Incorporated. TMS320C62x/C67x CPU and Instruction Set. Texas Instuments Incorporated, 1998. http://www.ti.com/sc/psheets/spru189d/spru189d.pdf.

[17]

M. Jersak and M. Willems. Fixed-point extended c compiler allows more efficient high-level programming of fixed-point dsps. In Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT'98), October 1998.

[18]

J. Glossner, D. Routenberg, E. Hokenek, M. Moudgill, M. Schulte, P. Balzola, and S. Vassiliadis. Towards a very high bandwidth wireless handheld device. Technical report, Sandbridge Technologies, Inc., 2001. White Paper.

[19]

B. Krepp. Dsp-oriented extension to ansi c. In Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT'97), pages 658-664, 1997.

[20]

Ashutosh K. Kulkarni and Aditya Dube. Benchmarking code generation methodologies for programmable digital signal processors. April 1997.

[21]

K. Leary and W. Waddington. Dsp/c: a standard high level language for dsp aad numeric processing. In Proceedings of the International Conference on Acoustic, Speech, and Signal Processing, pages 1065-1068, 1990.

[22]

Chingren Lee, Jenq Kuen Lee, TingTing Hwang, and Shi-Chun Tsai. Compiler optimization on instruction scheduling for low power. In Proceedings of the 13th International Symposium on System Synthesis, pages 55-60, September 2000.

Digital Library

[23]

Yi-Ping You, Ching-Ren Lee, Jenq-Kuen Lee, and Wei-Kuan Shih. Real-time task scheduling for dynamically variable voltage processors. In Proceedings of IEEE Workshop on Power Management for Real-Time and Embedded Systems, May 2001.

[24]

V. Zivojnovic, S. Pees, and H. Meyr. Lisa - machine description language and generic machine model for hw/sw co-design. In Proceedings of IEEE Workshop on VLSI Signal Processing, October 1996.

[25]

V. Zivojnovic, J.M. Velarde, C. Schlager, and H. Meyr. Dspstone, a dsp-oriented benchmarking methodology - final report. Technical report, Aachen University, Germany, August 1994. Technical Report.

Cited By

Cui HXue JWang LYang YFeng XFan D(2012)Extendable pattern-oriented optimization directivesACM Transactions on Architecture and Code Optimization (TACO)10.1145/2355585.23555879:3(1-37)Online publication date: 5-Oct-2012
https://dl.acm.org/doi/10.1145/2355585.2355587
Cui HXue JWang LYang YFeng XFan D(2011)Extendable pattern-oriented optimization directivesProceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization10.5555/2190025.2190058(107-118)Online publication date: 2-Apr-2011
https://dl.acm.org/doi/10.5555/2190025.2190058
Chen PHung MHwang YJu RLee J(2003)Compiler support for speculative multithreading architecture with probabilistic points-to analysisACM SIGPLAN Notices10.1145/966049.78150238:10(25-36)Online publication date: 11-Jun-2003
https://dl.acm.org/doi/10.1145/966049.781502
Show More Cited By

Index Terms

Compiler optimizations with DSP-Specific semantic descriptions
1. Software and its engineering
  1. Software notations and tools
    1. Compilers

Index terms have been assigned to the content through auto-classification.

Recommendations

Tuning Compiler Optimizations for Simultaneous Multithreading
Special issue on the 30th annual ACM/IEEE international symposium on microarchitecture, part II

Simultaneous Multithreading (SMT) is a processor architectural technique that promises to significantly improve the utilization and performance of modern wide-issue superscalar processors. An SM T processor is capable of issuing multiple instructions ...
Tuning compiler optimizations for simultaneous multithreading
MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture

Compiler optimizations are often driven by specific assumptions about the underlying architecture and implementation of the target machine. For example, when targeting shared-memory multiprocessors, parallel programs are compiled to minimize sharing, in ...
Enabling compiler flow for embedded VLIW DSP processors with distributed register files
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems

High-performance and low-power VLIW DSP processors are increasingly deployed on embedded devices to process video and multimedia applications. For reducing power and cost in designs of VLIW DSP processors, distributed register files and multi-bank ...

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings

LCPC'02: Proceedings of the 15th international conference on Languages and Compilers for Parallel Computing

July 2002

376 pages

ISBN:3540307818

Editors:
Bill Pugh
Deptartment of Computer Science, University of Maryland, 4135 A.V. Williams Bldg., College Park, MD
,
Chau-Wen Tseng
Dept. of Computer Science, Univ. of Maryland at College Park, 4135 A.V. Williams Bldg., College Park, MD

Sponsors

UMIACS: U of MD Inst for Advanced Comp Studies

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 25 July 2002

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

Cui HXue JWang LYang YFeng XFan D(2012)Extendable pattern-oriented optimization directivesACM Transactions on Architecture and Code Optimization (TACO)10.1145/2355585.23555879:3(1-37)Online publication date: 5-Oct-2012
https://dl.acm.org/doi/10.1145/2355585.2355587
Cui HXue JWang LYang YFeng XFan D(2011)Extendable pattern-oriented optimization directivesProceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization10.5555/2190025.2190058(107-118)Online publication date: 2-Apr-2011
https://dl.acm.org/doi/10.5555/2190025.2190058
Chen PHung MHwang YJu RLee J(2003)Compiler support for speculative multithreading architecture with probabilistic points-to analysisACM SIGPLAN Notices10.1145/966049.78150238:10(25-36)Online publication date: 11-Jun-2003
https://dl.acm.org/doi/10.1145/966049.781502
Chen PHung MHwang YJu RLee JEigenmann RRinard M(2003)Compiler support for speculative multithreading architecture with probabilistic points-to analysisProceedings of the ninth ACM SIGPLAN symposium on Principles and practice of parallel programming10.1145/781498.781502(25-36)Online publication date: 11-Jun-2003
https://dl.acm.org/doi/10.1145/781498.781502

View Options

View options

Media

Figures

Other

Tables

View Table of Contents