Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1007/978-3-031-29927-8_1guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Towards Priority-Flexible Task Mapping for Heterogeneous Multi-core NUMA Systems

Published: 08 April 2023 Publication History

Abstract

With the rapid development of heterogeneous multi-core processors, a new High Performance Computing (HPC) system architecture combining the heterogeneous multi-core architecture and NUMA architecture will emerge in the future. However, existing task mapping methods are ineffective on such systems because they do not simultaneously consider multiple performance factors caused by the heterogeneity in memory access and core performance. In a parallel application, one factor can affect performance more than another depending on the communication and computation load imbalances among parallel tasks. In this case, a task mapping method must prioritize one factor over another when calculating the mapping. To solve this problem, this paper proposes a new mapping method with two task mapping priority options: the memory-aware priority option (MPO) and the heterogeneity-aware priority option (HPO). A priority option switching mechanism (POSM) selects the appropriate priority option for the combination of a system and an application by analyzing their characteristics. Compared with other methods that do not switch mapping priorities, the proposed method achieves overall performance improvement when dealing with a set of applications with different characteristics.

References

[1]
Agung M, Amrizal MA, Egawa R, and Takizawa H DeLoc: a locality and memory-congestion-aware task mapping method for modern NUMA systems IEEE Access 2020 8 6937-6953
[2]
Bailey, D., Harris, T., Saphir, W., Van Der Wijngaart, R., Woo, A., Yarrow, M.: The NAS parallel benchmarks 2.0. Technical report, Technical Report NAS-95-020, NASA Ames Research Center (1995)
[3]
Bienia, C., Kumar, S., Singh, J.P., Li, K.: The parsec benchmark suite: characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 72–81 (2008)
[4]
Carlson, T.E., Heirman, W., Eeckhout, L.: Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In: Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1–12 (2011)
[5]
Che, S., et al.: Rodinia: a benchmark suite for heterogeneous computing. In: 2009 IEEE International Symposium on Workload Characterization (IISWC), pp. 44–54. IEEE (2009)
[6]
Chen, J., Nayyar, N., John, L.K.: Mapping of applications to heterogeneous multi-cores based on micro-architecture independent characteristics. In: Third Workshop on Unique Chips and Systems, ISPASS2007 (2017)
[7]
Diener M, Cruz EHM, Alves MAZ, Alhakeem MS, Navaux POA, and Heiß H-U Träff JL, Hunold S, and Versaci F Locality and balance for communication-aware thread mapping in multicore systems Euro-Par 2015: Parallel Processing 2015 Heidelberg Springer 196-208
[8]
Jeannot E, Mercier G, and Tessier F Process placement in multicore clusters: algorithmic issues and practical techniques IEEE Trans. Parallel Distrib. Syst. 2013 25 4 993-1002
[9]
Mittal S A survey of techniques for architecting and managing asymmetric multicore processors ACM Comput. Surv. (CSUR) 2016 48 3 1-38
[10]
Saez, J.C., Castro, F., Prieto-Matias, M.: Enabling performance portability of data-parallel OpenMP applications on asymmetric multicore processors. In: 49th International Conference on Parallel Processing-ICPP, pp. 1–11 (2020)
[11]
Woo SC, Ohara M, Torrie E, Singh JP, and Gupta A The splash-2 programs: characterization and methodological considerations ACM SIGARCH Comput. Architect. News 1995 23 2 24-36
[12]
Yu T et al. Collaborative heterogeneity-aware OS scheduler for asymmetric multicore processors IEEE Trans. Parallel Distrib. Syst. 2020 32 5 1224-1237

Recommendations

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings
Parallel and Distributed Computing, Applications and Technologies: 23rd International Conference, PDCAT 2022, Sendai, Japan, December 7–9, 2022, Proceedings
Dec 2022
525 pages
ISBN:978-3-031-29926-1
DOI:10.1007/978-3-031-29927-8

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 08 April 2023

Author Tags

  1. Task mapping
  2. NUMA architecture
  3. Heterogeneous multi-core architecture

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 0
    Total Downloads
  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 13 Jan 2025

Other Metrics

Citations

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media