Enabling next-generation parallel circuit simulation with trilinos
Abstract
References
Index Terms
- Enabling next-generation parallel circuit simulation with trilinos
Recommendations
Sparse LU factorization for parallel circuit simulation on GPU
DAC '12: Proceedings of the 49th Annual Design Automation ConferenceSparse solver has become the bottleneck of SPICE simulators. There has been few work on GPU-based sparse solver because of the high data-dependency. The strong data-dependency determines that parallel sparse LU factorization runs efficiently on shared-...
Hierarchical Multialgorithm Parallel Circuit Simulation
The emergence of multicore and many-core processors has introduced new opportunities and challenges to electronic design automation research and development. While the availability of increasing parallel computing power holds new promise to address many ...
Hybrid Parallel Circuit Simulation Approaches
PACT '00: Proceedings of the 2000 International Conference on Parallel Architectures and Compilation TechniquesIn this paper, we address the parallel timing simulation of synchronous VLSI designs on networks of workstations (NOWs). Our approaches exploit the performance gap between cycles based simulators and timing simulator techniques and combine both methods ...
Comments
Information & Contributors
Information
Published In
Sponsors
- University of Vienna: University of Vienna
- Euro-Par 2010
- VTT: VTT
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0