Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1007/978-3-642-40349-1_11guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

A Very High Speed True Random Number Generator with Entropy Assessment

Published: 19 August 2013 Publication History

Abstract

The proposed true random number generator (TRNG) exploits the jitter of events propagating in a self-timed ring (STR) to generate random bit sequences at a very high bit rate. It takes advantage of a special feature of STRs that allows the time elapsed between successive events to be set as short as needed, even in the order of picoseconds. If the time interval between the events is set in concordance with the clock jitter magnitude, a simple entropy extraction scheme can be applied to generate random numbers. The proposed STR-based TRNG (STRNG) follows AIS31 recommendations: by using the proposed stochastic model, designers can compute a lower entropy bound as a function of the STR characteristics (number of stages, oscillation period and jitter magnitude). Using the resulting entropy assessment, they can then set the compression rate in the arithmetic post-processing block to reach the required security level determined by the entropy per output bit. Implementation of the generator in two FPGA families confirmed its feasibility in digital technologies and also confirmed it can provide high quality random bit sequences that pass the statistical tests required by AIS31 at rates as high as 200 Mbit/s.

References

[1]
Fischer V. Schindler W. and Huss S.A. A closer look at security in TRNGs design Constructive Side-Channel Analysis and Secure Design 2012 Heidelberg Springer 167-182
[2]
Killmann, W., Schindler, W.: A proposal for Functionality classes for random number generators, version 2.0. Bundesamt fur Sicherheit in der Informationstechnik – BSI (2001), https://www.bsi.bund.de/EN/Home/home_node.htm
[3]
Tkacik T. Kaliski B.S. Jr., Koç Ç.K., and Paar C. A Hardware Random Number Generator Cryptographic Hardware and Embedded Systems - CHES 2002 2003 Heidelberg Springer 450-453
[4]
Majzoobi M., Koushanfar F., and Devadas S. Preneel B. and Takagi T. FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control Cryptographic Hardware and Embedded Systems – CHES 2011 2011 Heidelberg Springer 17-32
[5]
Fischer V. and Drutarovsky M. Kaliski B.S. Jr., Koç Ç.K., and Paar C. True Random Number Generator Embedded in Reconfigurable Hardware Cryptographic Hardware and Embedded Systems - CHES 2002 2003 Heidelberg Springer 415-430
[6]
Dichtl M. and Golić J.D. Paillier P. and Verbauwhede I. High-Speed True Random Number Generation with Logic Gates Only Cryptographic Hardware and Embedded Systems - CHES 2007 2007 Heidelberg Springer 45-62
[7]
Sunar Berk, Martin William, and Stinson Douglas A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks IEEE Transactions on Computers 2007 56 1 109-119
[8]
Bernard F., Fischer V., and Valtchanov B. Mathematical Model of Physical RNGs Based on Coherent Sampling Tatra Mt. Math. Publ. 2010 45 1-14
[9]
Cherkaoui, A., Fischer, V., Aubert, A., Fesquet, L.: Comparison of Self-timed and Inverter Ring Oscillators as Entropy Sources in FPGAs. In: Proceedings of DATE 2012, Design, Automation and Test in Europe, DATE 2012, Dresden, Germany, pp. 1325–1330 (2012)
[10]
Cherkaoui, A., Fischer, V., Aubert, A., Fesquet, L.: A Self-timed Ring Based True Random Number Generator. In: Proceedings of ASYNC 2013, International Symposium on Advanced Research in Asynchronous Circuits and Systems, Santa Monica, California, USA, pp. 99–106 (2013)
[11]
A statistical test suite for random and pseudorandom number generators for cryptographic applications. In: NIST Special Publication (SP) 800-22 rev. 1 (2008), http://csrc.nist.gov/CryptoToolKit/tkrng.html
[12]
Bochard, N., Bernard, F., Fischer, V., Valtchanov, B.: True-Randomness and Pseudo-Randomness in Ring Oscillator-Based True Random Number Generators. International Journal of Reconfigurable Computing 2010, article ID 879281 (2010)
[13]
Winstanley A. and Greenstreet M.R. Margaria T. and Melham T.F. Temporal Properties of Self-Timed Rings Correct Hardware Design and Verification Methods 2001 Heidelberg Springer 140
[14]
Fairbanks, S.: High Precision Timing Using Self-timed Circuits. In: Technical report no. UCAM-CL-TR-738, University of Cambridge, Computer Laboratory (2009), http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-738.pdf
[15]
Hamon, J., Fesquet, L., Miscopein, B., Renaudin, M.: High-Level Time-Accurate Model for the Design of Self-Timed Ring Oscillators. In: Proceedings of ASYNC 2008, International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 29–38 (2008)
[16]
Sutherland I.E. Micropipelines Communications of the ACM (Association of Computing Machinery) 1989 32 6 720-738
[17]
Davies, R.B.: Exclusive OR (XOR) and hardware random number generators (2002), http://www.robertnz.net/pdf/xor2.pdf
[18]
Elissati, O., Yahya, E., Rieubon, S., Fesquet, L.: A novel high-speed multi-phase oscillator using self-timed rings. In: International Conference of Microelectronics, ICM 2010, pp. 204–207 (2010)

Cited By

View all
  • (2024)High throughput dynamic dual entropy source true random number generator based on FPGAMicroelectronics Journal10.1016/j.mejo.2024.106113145:COnline publication date: 1-Mar-2024
  • (2023)A High Throughput STR-based TRNG by Jitter Precise Quantization SuperposingACM Transactions on Design Automation of Electronic Systems10.1145/360637329:1(1-19)Online publication date: 29-Jun-2023
  • (2023)Increasing the Robustness of TERO-TRNGs Against Process VariationACM Transactions on Reconfigurable Technology and Systems10.1145/359741816:3(1-29)Online publication date: 27-Jul-2023
  • Show More Cited By

Index Terms

  1. A Very High Speed True Random Number Generator with Entropy Assessment
      Index terms have been assigned to the content through auto-classification.

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image Guide Proceedings
      Cryptographic Hardware and Embedded Systems - CHES 2013: 15th International Workshop, Santa Barbara, CA, USA, August 20-23, 2013. Proceedings
      Aug 2013
      488 pages
      ISBN:978-3-642-40348-4
      DOI:10.1007/978-3-642-40349-1
      • Editors:
      • Guido Bertoni,
      • Jean-Sébastien Coron

      Publisher

      Springer-Verlag

      Berlin, Heidelberg

      Publication History

      Published: 19 August 2013

      Author Tags

      1. Random number generators
      2. Self-timed rings
      3. Stochastic models
      4. Cryptography engineering

      Qualifiers

      • Article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)0
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 14 Oct 2024

      Other Metrics

      Citations

      Cited By

      View all
      • (2024)High throughput dynamic dual entropy source true random number generator based on FPGAMicroelectronics Journal10.1016/j.mejo.2024.106113145:COnline publication date: 1-Mar-2024
      • (2023)A High Throughput STR-based TRNG by Jitter Precise Quantization SuperposingACM Transactions on Design Automation of Electronic Systems10.1145/360637329:1(1-19)Online publication date: 29-Jun-2023
      • (2023)Increasing the Robustness of TERO-TRNGs Against Process VariationACM Transactions on Reconfigurable Technology and Systems10.1145/359741816:3(1-29)Online publication date: 27-Jul-2023
      • (2022)Chaotic analysis and entropy estimation of the entropy source based on semiconductor superlattice chaosMicroelectronics Journal10.1016/j.mejo.2022.105556129:COnline publication date: 1-Nov-2022
      • (2021)Design and Analysis of Configurable Ring Oscillators for True Random Number Generation Based on Coherent SamplingACM Transactions on Reconfigurable Technology and Systems10.1145/343316614:2(1-20)Online publication date: 5-Jun-2021
      • (2021)QUAC-TRNGProceedings of the 48th Annual International Symposium on Computer Architecture10.1109/ISCA52012.2021.00078(944-957)Online publication date: 14-Jun-2021
      • (2017)Cognitive ComputationInternational Journal of Software Science and Computational Intelligence10.4018/IJSSCI.20170701039:3(37-58)Online publication date: 1-Jul-2017
      • (2016)CESEL: Securing a Mote for 20 YearsProceedings of the 2016 International Conference on Embedded Wireless Systems and Networks10.5555/2893711.2893788(307-312)Online publication date: 15-Feb-2016
      • (2015)RAW 2014ACM Transactions on Reconfigurable Technology and Systems10.1145/28076999:2(1-21)Online publication date: 4-Dec-2015
      • (2015)Highly efficient entropy extraction for true random number generators on FPGAsProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744852(1-6)Online publication date: 7-Jun-2015
      • Show More Cited By

      View Options

      View options

      Get Access

      Login options

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media