Article

Hardware Transactions in Nonvolatile Memory

Authors:

Hillel Avni,

Eliezer Levy,

Avi MendelsonAuthors Info & Claims

DISC 2015: Proceedings of the 29th International Symposium on Distributed Computing - Volume 9363

Pages 617 - 630

https://doi.org/10.1007/978-3-662-48653-5_41

Published: 07 October 2015 Publication History

Abstract

Hardware transactional memory HTM implementations already provide a transactional abstraction at HW speed in multi-core systems. The imminent availability of mature byte-addressable, nonvolatile memory NVM will provide persistence at the speed of accessing main memory. This paper presents the notion of persistent HTM PHTM, which combines HTM and NVM and features hardware-assisted, lock-free, full ACID transactions. For atomicity and isolation, PHTM is based on the current implementations of HTM. For durability, PHTM adds the algorithmic and minimal HW enhancements needed due to the incorporation of NVM. The paper compares the performance of an implementation of PHTM that emulates NVM aspects with other schemes that are based on HTM and STM. The results clearly indicate the advantage of PHTM in reads, as they are served directly from the cache without locking or versioning. In particular, PHTM is an order of magnitude faster than the best persistent STM on read-dominant workloads.

References

[1]

ARM architecture reference manual for ARMv8-a architecture profile. https://silver.arm.com/download/ARM_and_AMBA_Architecture/AR150-DA-70000-r0p0-00bet6/DDI0487A_e_armv8_arm.pdf

Google Scholar

[2]

Intel architecture instruction set extensions programming reference. https://software.intel.com/sites/default/files/managed/0d/53/319433-022.pdf

Google Scholar

[3]

Tm support in the gnu compiler collection. http://gcc.gnu.org/wiki/TransactionalMemory

Google Scholar

[4]

Bernstein, P.A., Hadzilacos, V., Goodman, N.: Concurrency Control and Recovery in Database Systems. Addison-Wesley Longman Publishing Co. Inc., Boston 1987

Digital Library

Google Scholar

[5]

Coburn, J., Caulfield, A.M., Akel, A., Grupp, L.M., Gupta, R.K., Jhala, R., Swanson, S.: NV-heaps: making persistent objects fast and safe with next-generation, non-volatile memories. In: Proceedings of the Sixteenth International Conference, ASPLOS XVI, pp. 105---118. ACM, New York 2011

Digital Library

Google Scholar

[6]

DeBrabant, J., Arulraj, J., Pavlo, A., Stonebraker, M., Zdonik, S., Dulloor, S.: A prolegomenon on oltp database systems for non-volatile memory. In: ADMS@VLDB 2014

Google Scholar

[7]

Dulloor, S.R., Kumar, S., Keshavamurthy, A., Lantz, P., Reddy, D., Sankaran, R., Jackson, J.: System software for persistent memory. In: Proceedings of the Ninth European Conference on Computer Systems, EuroSys 2014, pp. 15:1---15:15. ACM, New York 2014

Digital Library

Google Scholar

[8]

Felber, P., Fetzer, C., Riegel, T.: Dynamic performance tuning of word-based software transactional memory. In: PPoPP 2008: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 237---246. ACM 2008

Digital Library

Google Scholar

[9]

Herlihy, M., Luchangco, V., Moir, M., Scherer III, W.N.: Software transactional memory for dynamic-sized data structures. In: Proceedings of the Twenty-Second Annual Symposium on Principles of Distributed Computing, PODC 2003, pp. 92---101. ACM, New York 2003

Digital Library

Google Scholar

[10]

Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture, ISCA 1993, pp. 289---300. ACM, New York 1993

Digital Library

Google Scholar

[11]

Leis, V., Kemper, A., Neumann, T.: Exploiting hardware transactional memory in main-memory databases. In: IEEE 30th International Conference on Data Engineering, Chicago, ICDE 2014, IL, USA, March 31---April 4, pp. 580---591 2014

Crossref

Google Scholar

[12]

Riegel, T.: Software Transactional Memory Building Blocks. Ph.D. thesis, Technische Universität Dresden, Dresden, 01062 Dresden, Germany 2013

Google Scholar

[13]

Volos, H., Tack, A.J., Swift, M.M.: Mnemosyne: Lightweight persistent memory. SIGPLAN Not. 474, 91---104 2011

Digital Library

Google Scholar

[14]

Wang, Z., Qian, H., Li, J., Chen, H.: Using restricted transactional memory to build a scalable in-memory database. In: Proceedings of the Ninth European Conference on Computer Systems, EuroSys 2014, pp. 26:1---26:15. ACM, New York 2014

Digital Library

Google Scholar

Cited By

View all

Matsumoto KUgawa TIwasaki HLippautz MChisnall D(2022)Replication-based object persistence by reachabilityProceedings of the 2022 ACM SIGPLAN International Symposium on Memory Management10.1145/3520263.3534653(43-56)Online publication date: 14-Jun-2022
https://dl.acm.org/doi/10.1145/3520263.3534653
Raad AMaranget LVafeiadis V(2022)Extending Intel-x86 consistency and persistency: formalising the semantics of Intel-x86 memory types and non-temporal storesProceedings of the ACM on Programming Languages10.1145/34986836:POPL(1-31)Online publication date: 12-Jan-2022
https://dl.acm.org/doi/10.1145/3498683
Abulila AHajj IJung MKim NSalapura VZahran MChong FTang L(2022)ASAPProceedings of the 49th Annual International Symposium on Computer Architecture10.1145/3470496.3527399(306-319)Online publication date: 18-Jun-2022
https://dl.acm.org/doi/10.1145/3470496.3527399
Show More Cited By

Recommendations

Split hardware transactions: true nesting of transactions using best-effort hardware transactional memory
PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming

Transactional Memory (TM) is on its way to becoming the programming API of choice for writing correct, concurrent, and scalable programs. Hardware TM (HTM) implementations are expected to be significantly faster than pure software TM (STM); however, ...
Reduced hardware transactions: a new approach to hybrid transactional memory
SPAA '13: Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures

For many years, the accepted wisdom has been that the key to adoption of best-effort hardware transactions is to guarantee progress by combining them with an all software slow-path, to be taken if the hardware transactions fail repeatedly. However, all ...
Hardware Transactional Memory Supporting I/O Operations within Transactions
HPCC '08: Proceedings of the 2008 10th IEEE International Conference on High Performance Computing and Communications

I/O operation within transactions is one of the challenges for hardware transactional memory. This paper analyses the problem of I/O operations within transactions, and proposes a hardware transactional memory system architecture based on multi-core ...

Comments

Information & Contributors

Information

Published In

DISC 2015: Proceedings of the 29th International Symposium on Distributed Computing - Volume 9363

October 2015

646 pages

ISBN:9783662486528

Editor:
Yoram Moses
Technion, Haifa, Israel

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 07 October 2015

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

16
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 15 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Matsumoto KUgawa TIwasaki HLippautz MChisnall D(2022)Replication-based object persistence by reachabilityProceedings of the 2022 ACM SIGPLAN International Symposium on Memory Management10.1145/3520263.3534653(43-56)Online publication date: 14-Jun-2022
https://dl.acm.org/doi/10.1145/3520263.3534653
Raad AMaranget LVafeiadis V(2022)Extending Intel-x86 consistency and persistency: formalising the semantics of Intel-x86 memory types and non-temporal storesProceedings of the ACM on Programming Languages10.1145/34986836:POPL(1-31)Online publication date: 12-Jan-2022
https://dl.acm.org/doi/10.1145/3498683
Abulila AHajj IJung MKim NSalapura VZahran MChong FTang L(2022)ASAPProceedings of the 49th Annual International Symposium on Computer Architecture10.1145/3470496.3527399(306-319)Online publication date: 18-Jun-2022
https://dl.acm.org/doi/10.1145/3470496.3527399
Baldassin ABarreto JCastro DRomano P(2021)Persistent MemoryACM Computing Surveys10.1145/346540254:7(1-37)Online publication date: 18-Jul-2021
https://dl.acm.org/doi/10.1145/3465402
Cho KLee SRaad AKang JFreund SYahav E(2021)Revamping hardware persistency models: view-based and axiomatic persistency models for Intel-x86 and Armv8Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation10.1145/3453483.3454027(16-31)Online publication date: 19-Jun-2021
https://dl.acm.org/doi/10.1145/3453483.3454027
Ramalhete PCorreia AFelber PLee JPetrank E(2021)Efficient algorithms for persistent transactional memoryProceedings of the 26th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming10.1145/3437801.3441586(1-15)Online publication date: 17-Feb-2021
https://dl.acm.org/doi/10.1145/3437801.3441586
Correia AFelber PRamalhete PBilas AMagoutis KMarkatos EKostic DSeltzer M(2020)Persistent memory and the rise of universal constructionsProceedings of the Fifteenth European Conference on Computer Systems10.1145/3342195.3387515(1-15)Online publication date: 15-Apr-2020
https://dl.acm.org/doi/10.1145/3342195.3387515
Baldassin AMurari Rde Carvalho JAraujo GCastro DBarreto JRomano P(2020)NV-PhTM: An Efficient Phase-Based Transactional System for Non-volatile MemoryEuro-Par 2020: Parallel Processing10.1007/978-3-030-57675-2_30(477-492)Online publication date: 24-Aug-2020
https://dl.acm.org/doi/10.1007/978-3-030-57675-2_30
Raad AWickerson JNeiger GVafeiadis V(2019)Persistency semantics of the Intel-x86 architectureProceedings of the ACM on Programming Languages10.1145/33710794:POPL(1-31)Online publication date: 20-Dec-2019
https://dl.acm.org/doi/10.1145/3371079
Raad AWickerson JVafeiadis V(2019)Weak persistency semantics from the ground up: formalising the persistency semantics of ARMv8 and transactional modelsProceedings of the ACM on Programming Languages10.1145/33605613:OOPSLA(1-27)Online publication date: 10-Oct-2019
https://dl.acm.org/doi/10.1145/3360561
Show More Cited By

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Cited By

Recommendations

Split hardware transactions: true nesting of transactions using best-effort hardware transactional memory

Reduced hardware transactions: a new approach to hybrid transactional memory

Hardware Transactional Memory Supporting I/O Operations within Transactions

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations