article

Have Your Cake and Eat it (Too): A Concurrent Hash Table with Hardware Transactions

Authors:

Zhiwen Chen,

Xin He,

Jianhua Sun,

Hao ChenAuthors Info & Claims

International Journal of Parallel Programming, Volume 46, Issue 4

Pages 699 - 709

https://doi.org/10.1007/s10766-017-0529-7

Published: 01 August 2018 Publication History

Abstract

Hardware Transaction Memory (HTM) opens a new way to scaling multi-core software. Its main target is to achieve high performance on multi-core systems, and at the same time simplify concurrency control and guarantee correctness. This paper presents the redesign of an existing concurrent hash table using several HTM-based synchronization mechanisms. As compared with a fine-grained lock implementation, HTM-based locking scales well on our testing platform, and its performance is higher when running large-scale workloads. In addition, HTM-based global locking consumes much less memory. In summary, several observations are made in this paper with detailed experimental analysis, which would have important implications for future research of concurrent data structures and HTM.

References

[1]

Afek, Y., Levy, A., Morrison, A.: Software-improved hardware lock elision. pp. 212---221 (2014)

Digital Library

Google Scholar

[2]

Arcangeli, A., Cao, M., McKenney, P.E., Sarma, D.: Using read-copy-update techniques for system v ipc in the linux 2.5 kernel. In: USENIX Annual Technical Conference, FREENIX Track, pp. 297---309 (2003)

Google Scholar

[3]

David, T., Guerraoui, R., Trigonakis, V.: Asynchronized concurrency: The secret to scaling concurrent search data structures. SIGARCH Comput. Archit. News 43(1), 631---644 (2015).

Digital Library

Google Scholar

[4]

Goel, H., Gershovitz, M.: Concurrent hopscotch hash map. http://cs.tau.ac.il

Google Scholar

[5]

Herlihy, M., Shavit, N., Tzafrir, M.: Hopscotch hashing. In: International Symposium on Distributed Computing, pp. 350---364 (2008)

Digital Library

Google Scholar

[6]

Intel, R.: Intel r 64 and ia-32 architectures. Software developers manual. (2015)

Google Scholar

[7]

Liu, Y., Zhang, K., Spear, M.: Dynamic-sized nonblocking hash tables. In: Proceedings of the 2014 ACM Symposium on Principles of Distributed Computing, pp. 242---251 (2014)

Digital Library

Google Scholar

[8]

Metreveli, Z., Zeldovich, N., Kaashoek, M.F.: Cphash: A cache-partitioned hash table. In: ACM Sigplan Symposium on Principles and Practice of Parallel Programming, pp. 319---320 (2012)

Digital Library

Google Scholar

[9]

Wang, X., Zhang, W., Wang, Z., Wei, Z., Chen, H., Zhao, W.: Eunomia: Scaling concurrent search trees under contention using htm. In: ACM Sigplan Symposium on Principles and Practice of Parallel Programming, pp. 385---399 (2017)

Digital Library

Google Scholar

[10]

Wang, Z., Mu, S., Cui, Y., Yi, H., Chen, H., Li, J.: Scaling multicore databases via constrained parallel execution. In: International Conference on Management of Data, pp. 1643---1658 (2016)

Digital Library

Google Scholar

[11]

Wang, Z., Qian, H., Chen, H., Li, J.: Opportunities and pitfalls of multi-core scaling using hardware transaction memory. In: Asia-Pacific Workshop on Systems, p. 3 (2013)

Digital Library

Google Scholar

[12]

Wang, Z., Qian, H., Li, J., Chen, H.: Using restricted transactional memory to build a scalable in-memory database. In: European Conference on Computer Systems, pp. 1---15 (2014)

Digital Library

Google Scholar

Cited By

View all

Chen ZHu DChe WSun JChen H(2024)A quantitative evaluation of persistent memory hash indexesThe VLDB Journal — The International Journal on Very Large Data Bases10.1007/s00778-023-00812-133:2(375-397)Online publication date: 1-Mar-2024
https://dl.acm.org/doi/10.1007/s00778-023-00812-1
Hu DChen ZChe WSun JChen HIves ZBonifati AEl Abbadi A(2022)Halo: A Hybrid PMem-DRAM Persistent Hash Index with Fast RecoveryProceedings of the 2022 International Conference on Management of Data10.1145/3514221.3517884(1049-1063)Online publication date: 10-Jun-2022
https://dl.acm.org/doi/10.1145/3514221.3517884
Hu DChen ZWu JSun JChen H(2021)Persistent memory hash indexesProceedings of the VLDB Endowment10.14778/3446095.344610114:5(785-798)Online publication date: 1-Jan-2021
https://dl.acm.org/doi/10.14778/3446095.3446101

Have Your Cake and Eat it (Too): A Concurrent Hash Table with Hardware Transactions
1. Information systems
  1. Data management systems

Recommendations

Hardware Support for Relaxed Concurrency Control in Transactional Memory
MICRO '43: Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture

Today's transactional memory systems implement the two-phase-locking (2PL) algorithm which aborts transactions every time a conflict happens. 2PL is a simple algorithm that provides fast transactional operations. However, it limits concurrency in ...
Refined transactional lock elision
PPoPP '16

Transactional lock elision (TLE) is a well-known technique that exploits hardware transactional memory (HTM) to introduce concurrency into lock-based software. It achieves that by attempting to execute a critical section protected by a lock in an atomic ...
VGTS: variable granularity transactional snoop
Euro-Par'13: Proceedings of the 19th international conference on Parallel Processing

Transactional Memory (TM) is an appealing abstraction for increasing productivity of programmers and making parallel programming accessible to a wide community of non-experts. In TM systems, conflict detection is an essential element in maintaining ...

Comments

Information & Contributors

Information

Published In

cover image International Journal of Parallel Programming

International Journal of Parallel Programming Volume 46, Issue 4

August 2018

159 pages

ISSN:0885-7458

Issue’s Table of Contents

Publisher

Kluwer Academic Publishers

United States

Publication History

Published: 01 August 2018

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Chen ZHu DChe WSun JChen H(2024)A quantitative evaluation of persistent memory hash indexesThe VLDB Journal — The International Journal on Very Large Data Bases10.1007/s00778-023-00812-133:2(375-397)Online publication date: 1-Mar-2024
https://dl.acm.org/doi/10.1007/s00778-023-00812-1
Hu DChen ZChe WSun JChen HIves ZBonifati AEl Abbadi A(2022)Halo: A Hybrid PMem-DRAM Persistent Hash Index with Fast RecoveryProceedings of the 2022 International Conference on Management of Data10.1145/3514221.3517884(1049-1063)Online publication date: 10-Jun-2022
https://dl.acm.org/doi/10.1145/3514221.3517884
Hu DChen ZWu JSun JChen H(2021)Persistent memory hash indexesProceedings of the VLDB Endowment10.14778/3446095.344610114:5(785-798)Online publication date: 1-Jan-2021
https://dl.acm.org/doi/10.14778/3446095.3446101

Abstract

References

Cited By

Recommendations

Hardware Support for Relaxed Concurrency Control in Transactional Memory

Refined transactional lock elision

VGTS: variable granularity transactional snoop

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations