A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots
Pages 395 - 412
Abstract
The arithmetic and logic unit (ALU) is a key element of complex circuits and an intrinsic part of the most widely recognized complex circuits in digital signal processing. Also, recent attention has been brought to reversible logic and quantum-dot cellular automata (QCA) because of their intrinsic capacity to decrease energy dissipation, which is a crucial need for low-power digital circuits. QCA will be the preferred technology for developing the subsequent generation of digital systems. These technologies played a substantial role in the design of the ALU for operations such as multiplication, subtraction, and division. In developing reversible logic and QCA technologies, the ALU is frequently studied as a central unit. Implementing an efficient ALU with low quantum cost and a small number of cells based on an efficient reversible block can solve all previous issues. Therefore, this research constructs a Feynman gate, a Fredkin gate, and full adder circuits using reversible logic and QCA technology. Using all of the specified circuits, a 20-operation ALU is constructed. The power consumption of the proposed ALU under various energy ranges demonstrated significant improvements over earlier designs.
References
[1]
Ma Q and Xu S Intentional delay can benefit consensus of second-order multi-agent systems Automatica 2023 147
[2]
Ahmadpour S-S, Mosleh M, and Heikalabad SR An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata Comput Electr Eng 2020 82
[3]
Landauer R Irreversibility and heat generation in the computing process IBM J Res Dev 1961 5 3 183-191
[4]
Safoev N and Jeon J-C Design of high-performance QCA incrementer/decrementer circuit based on adder/subtractor methodology Microprocess Microsyst 2020 72
[5]
Lent CS and Tougaw PD A device architecture for computing with quantum dots Proc IEEE 1997 85 4 541-557
[6]
Safoev N and Jeon J-C Implementation of high-speed shifting operation in quantum-dot cellular automata technology Int J Mech Eng Technol 2019 10 2 576-586
[7]
Das JC, De D, Mondal SP, Ahmadian A, Ghaemi F, and Senu N QCA based error detection circuit for nano communication network IEEE Access 2019 7 67355-67366
[8]
Khan A, Bahar AN, Arya R (2021) Efficient design of vedic square calculator using quantum dot cellular automata (QCA). IEEE Trans Circuits Syst II Express Briefs 69(3):1587–1591
[9]
Maslov D, Dueck GW, Miller DM (2003) Simplification of Toffoli networks via templates. In: Integrated Circuits and Systems Design. SBCCI 2003. Proceedings of 16th Symposium on, 2003. IEEE, pp 53–58
[10]
Noorallahzadeh M, Mosleh M, Ahmadpour S-S, et al. A new design of parity preserving reversible Vedic multiplier targeting emerging quantum circuits Int J Numer Model Electron Netw Devices Fields 2023
[11]
Noorallahzadeh M, Mosleh M, and Ahmadpour S-S Efficient designs of reversible synchronous counters in nanoscale Circuits Syst Signal Process 2021 40 11 5367-5380
[12]
Zhirnov VV, Cavin RK, Hutchby JA, and Bourianoff GI Limits to binary logic switch scaling-a gedanken model Proc IEEE 2003 91 11 1934-1939
[13]
Norouzi M, Heikalabad SR, and Salimzadeh F A reversible ALU using HNG and Ferdkin gates in QCA nanotechnology Int J Circuit Theory Appl 2020 48 8 1291-1303
[14]
Safaiezadeh B, Mahdipour E, Haghparast M, Sayedsalehi S, and Hosseinzadeh M Novel design and simulation of reversible ALU in quantum dot cellular automata J Supercomput 2022 78 1 868-882
[15]
Roy R, Sarkar S, and Dhar S Design and testing of a reversible ALU by quantum cells automata electro-spin technology J Supercomput 2021 77 12 13601-13628
[16]
Goswami M, Sen B, Mukherjee R, and Sikdar BK Design of testable adder in quantum-dot cellular automata with fault secure logic Microelectron J 2017 60 1-12
[17]
Teja VC, Polisetti S, Kasavajjala S (2008) QCA based multiplexing of 16 arithmetic & logical subsystems-a paradigm for nano computing. In: 2008 3rd IEEE International Conference on Nano/Micro Engineered and Molecular Systems. IEEE, pp 758–763
[18]
Feynman RP Quantum mechanical computers Found Phys 1986 16 6 507-532
[19]
Ahmadpour SS, Mosleh M, Heikalabad SR (2018) A revolution in nanostructure designs by proposing a novel QCA full-adder based on optimized 3-input XOR. Phys B Condens Matter 550:383–392
[20]
Fredkin E and Toffoli T Conservative logic Int J Theor Phys 1982 21 3–4 219-253
[21]
Ahmadpour SS, Mosleh M, Rasouli Heikalabad S (2022) Efficient designs of quantum-dot cellular automata multiplexer and RAM with physical proof along with power analysis. J Supercomput 78(2):1672–1695
[22]
Abedi D, Jaberipur G, and Sangsefidi M Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover IEEE Trans Nanotechnol 2015 14 3 497-504
[23]
Shater Mofidi M, Faghih Mirzaee R (2021) Design and evaluation of a carry-skip adder in quantum cellular automata technology. Tabriz J Electr Eng 50(4(94)):1673–1682. https://sid.ir/paper/963521/en
[24]
Ahmadpour SS, Mosleh M, and Rasouli Heikalabad S Robust QCA full-adders using an efficient fault-tolerant five-input majority gate Int J Circuit Theory Appl 2019 47 7 1037-1056
[25]
Ahmadpour S-S et al. An efficient and energy-aware design of a novel nano-scale reversible adder using a quantum-based platform Nano Commun Networks 2022 34
[26]
Walus K, Mazur M, Schulhof G, Jullien GA (2005) Simple 4-bit processor based on quantum-dot cellular automata (QCA). In: 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05). IEEE, pp 288–293
[27]
Lakshmi SK and Athisha G Design and analysis of adders using nanotechnology based quantum dot cellular automata J Comput Sci 2011 7 7 1072
[28]
Srivastava S, Asthana A, Bhanja S, Sarkar S (2011) QCAPro-an error-power estimation tool for QCA circuit design. In: Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, 2011. IEEE, pp 2377–2380
[29]
Das JC and De D Quantum-dot cellular automata based reversible low power parity generator and parity checker design for nanocommunication Front Inf Technol Electron Eng 2016 17 3 224-236
[30]
Debnath B, Das JC, and De D Reversible logic-based image steganography using quantum dot cellular automata for secure nanocommunication IET Circuits Devices Syst 2017 11 1 58-67
[31]
Singh G, Sarin RK, and Raj B Design and analysis of area efficient QCA based reversible logic gates Microprocess Microsyst 2017 52 59-68
[32]
Abutaleb M Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates J Supercomput 2018 74 11 6258-6274
[33]
Thapliyal H, Ranganathan N, and Kotiyal S Design of testable reversible sequential circuits IEEE Trans Very Large Scale Integr (vlsi) Syst 2012 21 7 1201-1209
[34]
Das JC and De D Nanocommunication network design using QCA reversible crossbar switch Nano Commun Netw 2017 13 20-33
[35]
Arun M and Saravanan S Reversible arithmetic logic gate (ALG) for quantum computation Int J Intell Eng Syst 2013 6 3 1-9
[36]
Haghparast M and Navi K A novel reversible full adder circuit for nanotechnology based systems J Appl Sci 2007 7 24 3995-4000
[37]
Biswas P, Gupta N, and Patidar N Basic reversible logic gates and it’s QCA implementation Int J Eng Res Appl 2014 4 6 12-16
[38]
Biswas AK, Hasan MM, Chowdhury AR, and Babu HMH Efficient approaches for designing reversible binary coded decimal adders Microelectron J 2008 39 12 1693-1703
[39]
Hashemi Sara, Rahimi Azghadi Mostafa, and Navi Keivan Design and analysis of efficient QCA reversible adders J Supercomput 2019 75 2106-2125
[40]
Hashemi S, Azghadi MR, and Navi K Design and analysis of efficient QCA reversible adders J Supercomput 2019 75 4 2106-2125
[41]
Kumar P and Singh S Optimization of the area efficiency and robustness of a QCA-based reversible full adder J Comput Electron 2019 18 4 1478-1489
[42]
Ganesh E.N Implementation and simulation of arithmetic logic unit, shifter and multiplier in Quantum cellular automata technology Int J Comput Sci Eng 1824 2 5 2010
[43]
Waje MG, Dakhole P (2013) Design and implementation of 4-bit arithmetic logic unit using quantum dot cellular automata. In: 2013 3rd IEEE International Advance Computing Conference (IACC). IEEE, pp 1022–1029
[44]
Ghosh B, Kumar A, and Salimath AK A simple arithmetic logic unit (12 ALU) design using quantum dot cellular automata Adv Sci Focus 2013 1 4 279-284
[45]
Kanimozhi V (2015) Design and implementation of arithmetic logic unit (ALU) using modified novel bit adder in QCA. In: 2015 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS). IEEE, pp 1–6
[46]
Antony R, Aravindhan A (2018) Quantum dot cellular automata based arithmetic and logical unit design. Int J Eng Res Technol 7(4):67–72
[47]
Pandiammal K, Meganathan D (2018) Design of 8 bit reconfigurable ALU using quantum dot cellular automata. In: 2018 IEEE 13th Nanotechnology Materials and Devices Conference (NMDC). IEEE, pp 1–4
[48]
Singh A, Dublish AS, Shreyasi, Naik A, and Nithya V Design and simulation of arithmetic logic unit using quantum dot cellular automata Int J Electr Eng Technol 2020 11 3 173-180
[49]
Torres FS, Wille R, Niemann P, and Drechsler R An energy-aware model for the logic synthesis of quantum-dot cellular automata IEEE Trans Comput Aided Des Integr Circuits Syst 2018 37 12 3031-3041
Index Terms
- A nano-scale arithmetic and logic unit using a reversible logic and quantum-dots
Index terms have been assigned to the content through auto-classification.
Recommendations
Adder designs using reversible logic gates
A new reversible logic gate was proposed in Ref. [1]. This gate can be used to implement any classical Boolean logic function. This paper shows the application of the reversible gate in implementing ripple carry, carry skip and carry look-ahead adders. ...
Robust and efficient QCA cell-based nanostructures of elementary reversible logic gates
Increasing device density and reducing energy consumption are challenging issues in integrated nanoscale circuits. Reversible logic in quantum-dot cellular automata (QCA) nanotechnology is emerging as a promising candidate to overcome these issues and ...
Design of reversible logic based full adder in current-mode logic circuits
AbstractDemand of Very Large Scale Integration (VLSI) circuits with very high speed and low power are increased due to communication system's transmission speed increase. During computation, heat is dissipated by a traditional binary logic or logic ...
Comments
Information & Contributors
Information
Published In
© The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2023. Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 23 June 2023
Accepted: 06 June 2023
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 25 Jan 2025