Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

SystemC-based electronic system-level design space exploration environment for dedicated heterogeneous multi-processor systems

Published: 01 February 2020 Publication History

Abstract

This work faces the problem of the Electronic System-Level (ESL) HW/SW co-design of dedicated electronic digital systems based on heterogeneous multi-processor architectures. In particular, the work presents a prototype SystemC-based environment that exploits a Design Space Exploration (DSE) approach able to suggest an HW/SW partitioning of the system specification and a mapping onto an automatically defined architecture. The descriptions of the reference HW/SW co-design methodology and the main design issues related to the developed DSE SW tools, supported by two reference use cases that allows to understand the role of the DSE step in the whole design flow, represent the core of the paper.

References

[2]
[4]
Intel Stratix 10 SoC FPGA. https://www.intel.com.
[5]
F. Vahid, T. Givargis, Embedded System design: a Unified Hardware/Software Approach, Department of Computer Science and Engineering University of California, 1999.
[6]
C. Brandolese, W. Fornaciari, L. Pomante, F. Salice, D. Sciuto, Affinity-driven system design exploration for heterogeneous multiprocessor SOC, IEEE Trans. Computers 55 (5) (2006) 508–519,.
[7]
T. Streichert, M. Gla, C. Haubelt, J. Teich, Design space exploration of reliable networked embedded systems, J. Syst. Archit. 53 (10) (2007) 751–763,.
[8]
G. Ascia, V. Catania, A.G.D. Nuovo, M. Palesi, D. Patti, Efficient design space exploration for application specific systems-on-a-chip, J. Syst. Archit. 53 (10) (2007) 733–750,.
[9]
M. Holzer, B. Knerr, M. Rupp, Design space exploration with evolutionary multi-objective optimisation, Proceedings of the 2007 International Symposium on Industrial Embedded Systems, 2007, pp. 126–133,.
[10]
G. Palermo, C. Silvano, V. Zaccaria, An efficient design space exploration methodology for on-chip multiprocessors subject to application-specific constraints, Proceedings of the 2008 Symposium on Application Specific Processors, 2008, pp. 75–82,.
[11]
C. Haubelt, T. Schlichter, J. Keinert, M. Meredith, Systemcodesigner: automatic design space exploration and rapid prototyping from behavioral models, Proceedings of the 2008 45th ACM/IEEE Design Automation Conference, 2008, pp. 580–585,.
[12]
I.D.L. Anderson, M.A.S. Khalid, SC build: a computer-aided design tool for design space exploration of embedded central processing unit cores for field-programmable gate arrays, IET Comput. Digit. Tech. 3 (1) (2009) 24–32,.
[13]
Z.J. Jia, T. Bautista, A. Núñez, A.D. Pimentel, M. Thompson, A system-level infrastructure for multidimensional MP-soc design space co-exploration, ACM Trans. Embed. Comput. Syst. 13 (1s) (2013) 27:1–27:26,.
[14]
K. Keutzer, A.R. Newton, J.M. Rabaey, A. Sangiovanni-Vincentelli, System-level design: orthogonalization of concerns and platform-based design, IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 19 (12) (2000) 1523–1543,.
[15]
Intel CoFluent Studio - Model and Simulate System Behavior, 2018(Accessed 21 May 2018). https://www.intel.it/content/www/it/it/cofluent/cofluent-studio.html.
[16]
L. Pomante, P. Serri, Systemc-based HW/SW co-design of heterogeneous multiprocessor dedicated systems, Int. J. Inf. Syst. 1 (2014).
[17]
C.A.R. Hoare, Communicating Sequential Processes, Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1985.
[18]
Communicating Sequential Processes, C.A.R. Hoare, May 18, 2015, www.usingcsp.com.
[19]
D. Ciambrone, V. Muttillo, L. Pomante, G. Valente, HEPSIM: an ESL HW/SW co-simulator/analysis tool for heterogeneous parallel embedded systems, Proceedings of the 2018 Seventh Mediterranean Conference on Embedded Computing (MECO), 2018, pp. 1–6,.
[20]
A. Allara, C. Brandolese, W. Fornaciari, F. Salice, D. Sciuto, System-level performance estimation strategy for SW and HW, Proceedings of the International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273), 1998, pp. 48–53,.
[21]
C. Brandolese, W. Fornaciari, F. Salice, An area estimation methodology for FPGA based designs at systemc-level, Proceedings of the 41st Design Automation Conference, 2004., 2004, pp. 129–132,.
[22]
C. Brandolese, Source-level estimation of energy consumption and execution time of embedded software, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, 2008, pp. 115–123,.
[23]
V. Muttillo, G. Valente, L. Pomante, V. Stoico, F. D’Antonio, F. Salice, CC4CS: an off-the-shelf unifying statement-level performance metric for HW/SW technologies, Proceedings of the Companion of the 2018 ACM/SPEC International Conference on Performance Engineering, ICPE ’18, ACM, New York, NY, USA, 2018, pp. 119–122,.
[24]
L. Pomante, System-level design space exploration for dedicated heterogeneous multi-processor systems, Proceedings of the ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors, 2011, pp. 79–86,.
[25]
J. Teich, T. Blickle, L. Thiele, An evolutionary approach to system-level synthesis, Proceedings of the Fifth International Workshop on Hardware/Software Co Design. Codes/CASHE ’97, 1997, pp. 167–171,.
[26]
SystemC, 2018, Accessed : 21 May 2018). http://www.accellera.org.
[28]
G. Barrett, OCCAM 3 Reference Manual. Technical report, Inmos Limited (1992). http://wotug.ukc.ac.uk/parallel/occam/documentation/.
[30]
M. Mitchell, An Introduction to Genetic Algorithms, MIT Press, Cambridge, MA, USA, 1998.
[31]
G.N. Chaple, R.D. Daruwala, M.S. Gofane, Comparisions of Robert, Prewitt, Sobel operator based edge detection methods for real time uses on FPGA, Proceedings of the 2015 International Conference on Technologies for Sustainable Development (ICTSD), 2015, pp. 1–4,.
[32]
V. Muttillo, J4CS: an early-stage statement-level metric for energy consumption of embedded SW, Proceedings of the 2019 Eighth Mediterranean Conference on Embedded Computing (MECO), 2019, pp. 1–5,.
[33]
V. Muttillo, G. Valente, D. Ciambrone, V. Stoico, L. Pomante, Hepsycode-RT: a real-time extension for an ESL HW/SW co-design methodology, Proceedings of the Rapido’18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, RAPIDO ’18, ACM, New York, NY, USA, 2018, pp. 6:1–6:6,.
[34]
V. Muttillo, G. Valente, L. Pomante, Design space exploration for mixed-criticality embedded systems considering hypervisor-based SW partitions, Proceedings of the 2018 21st Euromicro Conference on Digital System Design (DSD), 2018, pp. 740–744,.
[35]
L. Pomante, HW/SW co-design of dedicated heterogeneous parallel systems: an extended design space exploration approach, IET Comput. Digit. Techn. 7 (6) (2013) 246–254,.

Cited By

View all
  • (2023)From UML/MARTE Specifications to ESL HW/SW Co-Design: Early Functional Verification and Timing ValidationCompanion of the 2023 ACM/SPEC International Conference on Performance Engineering10.1145/3578245.3584850(373-380)Online publication date: 15-Apr-2023

Index Terms

  1. SystemC-based electronic system-level design space exploration environment for dedicated heterogeneous multi-processor systems
            Index terms have been assigned to the content through auto-classification.

            Recommendations

            Comments

            Information & Contributors

            Information

            Published In

            cover image Microprocessors & Microsystems
            Microprocessors & Microsystems  Volume 72, Issue C
            Feb 2020
            481 pages

            Publisher

            Elsevier Science Publishers B. V.

            Netherlands

            Publication History

            Published: 01 February 2020

            Author Tags

            1. Electronic system-level
            2. HW/SW co-design
            3. Design space exploration
            4. Heterogeneous multi-processor Architectures
            5. Dedicated systems
            6. SystemC

            Qualifiers

            • Research-article

            Contributors

            Other Metrics

            Bibliometrics & Citations

            Bibliometrics

            Article Metrics

            • Downloads (Last 12 months)0
            • Downloads (Last 6 weeks)0
            Reflects downloads up to 04 Oct 2024

            Other Metrics

            Citations

            Cited By

            View all
            • (2023)From UML/MARTE Specifications to ESL HW/SW Co-Design: Early Functional Verification and Timing ValidationCompanion of the 2023 ACM/SPEC International Conference on Performance Engineering10.1145/3578245.3584850(373-380)Online publication date: 15-Apr-2023

            View Options

            View options

            Get Access

            Login options

            Media

            Figures

            Other

            Tables

            Share

            Share

            Share this Publication link

            Share on social media