article

A new NAND-type flash memory package with smart buffer system for spatial and temporal localities

Authors:

Shin-Dug KimAuthors Info & Claims

Journal of Systems Architecture: the EUROMICRO Journal, Volume 51, Issue 2

Pages 111 - 123

https://doi.org/10.1016/j.sysarc.2004.10.002

Published: 01 February 2005 Publication History

Abstract

This research is to design a high performance NAND-type flash memory package with a smart buffer cache that enhances the exploitation of spatial and temporal locality. The proposed buffer structure in a NAND flash memory package, called as a smart buffer cache, consists of three parts, i.e., a fully-associative victim buffer with a small page size, a fully-associative spatial buffer with a large page size, and a dynamic fetching unit. This new NAND-type flash memory package can achieve dramatically higher performance and lower power consumption compared with any conventional NAND-type flash memory module. Our results show that the NAND flash memory package with a smart buffer cache can reduce the miss ratio by around 70% and the average memory access time by around 67%, over the conventional NAND flash memory configuration. Also, the average miss ratio and the average memory access time of the package module with smart buffer cache for a given buffer space (e.g., 3 KB) can achieve better performance than package modules with a conventional direct-mapped buffer with eight times (e.g., 32 KB) or than a fully-associative configuration with twice as much space (e.g., 8 KB).

References

[1]

{1} F. Douglis, R. Caceres, F. Kaashoek, K. Li, B. Marsh, J.A. Tauber, Storage alternatives for mobile computers, in: Proceedings of the 1st Symposium on Operating Systems Design and Implementation, November 1994, pp. 25-37.]]

[2]

{2} K. Saisho, A. Fukuda, Effect of memory allocation on flash memory file system, IPSJ J. 42 (6) 027, June 2001.]]

[3]

{3} M. Baker, S. Asami, E. Deprit, J. Ousterhout, M. Seltzer, Non-volatile memory for fast, reliable file systems, in: Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1992.]]

[4]

{4} B. Marsh, F. Douglis, P. Krishnan, Flash memory file caching for mobile computers, in: Proceedings of the 27 Hawaii International Conference on System Sciences, 1994.]]

[5]

{5} J.R. Lorch, A.J. Smith, Software strategies for portable computer energy management, in: IEEE Personal Communications Magazine, 1998.]]

[6]

{6} Samsung Elec., NAND Flash Memory and SmartMedia Data Book, 2002.]]

[7]

{7} http://www.samsung.com/Products/Semiconductor/index. htm.]]

[8]

{8} Samsung Elec., "NAND-type Flash Memory," 2002. Available from: 〈http://www.samsungelectronics.com/ semiconductors/flash/Flash.html〉.]]

[9]

{9} Toshiba America Electronic Component, "Flash memory," 2002. Available from: 〈http://www.toshiba.com/taec/ main/faq/flash_faq.html〉.]]

[10]

{10} C. Park, J. Seo, D. Seo, S. Kim, B. Kim, Cost-efficient memory architecture design of NAND flash memory embedded systems, in: The 21st IEEE International Conference on Computer Design (ICCD 2003), October 2003, pp. 474-480.]]

[11]

{11} L.-P. Chang, T.-W. Kuo, An adaptive striping architecture for flash memory storage systems of embedded systems, in: The 8th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2002), September 24-27, 2002.]]

[12]

{12} Samsung Elec., Multi-Chip Package MEMORY: 128M Bit (16M×8) N and Flash Memory/8M Bit (1M×8/512 K×16) Full CMOS SRAM, Samsung Technical Report, 2001.]]

[13]

{13} M.L. Chiang, P.H. Lee, R.C. Chang, Flash memory management for lightweight storage systems, Technical Report of Academia Sinica Institute of Information Science, TR-IIS-98-003, 1998.]]

[14]

{14} N.P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers, in: Proceedings of the 17th ISCA, May 1990, pp. 364-373.]]

[15]

{15} S. Przybylski, The performance Impact of Block Sizes and Fetch Strategies, in: Proceedings of the 17th ISCA, May 1990, pp. 160-169.]]

[16]

{16} F.J. Sanchez, A. Gonzalez, M. Valeo, Static locality analysis for cache management, in: Proceedings of the PACT'97, November 1997, pp. 261-271.]]

[17]

{17} C. Lee, M. Potkonjak, W.H. Mangione-Smith, Media-Bench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems, MICRO-30, December 1997, pp. 330-335.]]

[18]

{18} T. Ball, J.R. Larus, Optimally profiling and tracing programs, in: ACM Transactions on Programming Languages and Systems vol. 16 (4), 1994, pp. 1319-1360.]]

Digital Library

[19]

{19} J. Edler, M.D. Hill, Dinero IV Trace-Driven Uniprocessor Cache Simulator. University Wisconsin. Available from: 〈ftp://ftp.nj.nec.com/pub/edler/d4/〉, 1997.]]

Cited By

Kim CKim KLee J(2015)NAND flash memory system based on the Harvard buffer architecture for multimedia applicationsMultimedia Tools and Applications10.1007/s11042-014-2122-z74:16(6287-6302)Online publication date: 1-Aug-2015
https://dl.acm.org/doi/10.1007/s11042-014-2122-z
Huang PChang YTsao CYang MHsieh C(2013)Migration-based hybrid cache design for file systems over flash storage devicesACM SIGAPP Applied Computing Review10.1145/2577554.257755613:4(8-16)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1145/2577554.2577556
Chang YYang MKuo THwang R(2013)A reliability enhancement design under the flash translation layer for MLC-based flash-memory storage systemsACM Transactions on Embedded Computing Systems10.1145/251246713:1(1-28)Online publication date: 5-Sep-2013
https://dl.acm.org/doi/10.1145/2512467
Show More Cited By

Index Terms

A new NAND-type flash memory package with smart buffer system for spatial and temporal localities
1. Applied computing
  1. Arts and humanities
    1. Sound and music computing
  2. Computers in other domains
    1. Personal computers and PC applications
2. Information systems
  1. Information storage systems
    1. Storage management
      1. Hierarchical storage management

Recommendations

Application-adaptive intelligent cache memory system

This article presents the design of a simple hardware-controlled, high performance cache system. The design supports fast access time, optimal utilization of temporal and spatial localities adaptive to given applications, and a simple dynamic fetching ...
A buffer cache management scheme exploiting both temporal and spatial localities

On-disk sequentiality of requested blocks, or their spatial locality, is critical to real disk performance where the throughput of access to sequentially-placed disk blocks can be an order of magnitude higher than that of access to randomly-placed ...
NAND flash memory system based on the Harvard buffer architecture for multimedia applications

The main purpose of this research is to design a new memory architecture for NAND flash memory to provide XIP (execute in place) for code execution as well as overcome the biggest bottleneck for data execution. NOR flash for multimedia application is ...

Comments

Information & Contributors

Information

Published In

cover image Journal of Systems Architecture: the EUROMICRO Journal

Journal of Systems Architecture: the EUROMICRO Journal Volume 51, Issue 2

February 2005

71 pages

ISSN:1383-7621

Issue’s Table of Contents

Publisher

Elsevier North-Holland, Inc.

United States

Publication History

Published: 01 February 2005

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 16 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Kim CKim KLee J(2015)NAND flash memory system based on the Harvard buffer architecture for multimedia applicationsMultimedia Tools and Applications10.1007/s11042-014-2122-z74:16(6287-6302)Online publication date: 1-Aug-2015
https://dl.acm.org/doi/10.1007/s11042-014-2122-z
Huang PChang YTsao CYang MHsieh C(2013)Migration-based hybrid cache design for file systems over flash storage devicesACM SIGAPP Applied Computing Review10.1145/2577554.257755613:4(8-16)Online publication date: 1-Dec-2013
https://dl.acm.org/doi/10.1145/2577554.2577556
Chang YYang MKuo THwang R(2013)A reliability enhancement design under the flash translation layer for MLC-based flash-memory storage systemsACM Transactions on Embedded Computing Systems10.1145/251246713:1(1-28)Online publication date: 5-Sep-2013
https://dl.acm.org/doi/10.1145/2512467
Hsieh JWu CChiu G(2012)MFTLACM Transactions on Storage10.1145/2180905.21809088:2(1-29)Online publication date: 1-May-2012
https://dl.acm.org/doi/10.1145/2180905.2180908
Deng Y(2011)What is the future of disk drives, death or rebirth?ACM Computing Surveys10.1145/1922649.192266043:3(1-27)Online publication date: 29-Apr-2011
https://dl.acm.org/doi/10.1145/1922649.1922660
Chang YKuo TCarloni LTripakis S(2010)A reliable MTD design for MLC flash-memory storage systemsProceedings of the tenth ACM international conference on Embedded software10.1145/1879021.1879045(179-188)Online publication date: 24-Oct-2010
https://dl.acm.org/doi/10.1145/1879021.1879045
Chang YLin JHsieh JKuo T(2010)A strategy to emulate NOR flash with NAND flashACM Transactions on Storage10.1145/1807060.18070626:2(1-23)Online publication date: 30-Jul-2010
https://dl.acm.org/doi/10.1145/1807060.1807062
Cogniaux GGrimaud G(2010)Key-Study to execute code using demand paging and NAND flash at smart card scaleProceedings of the 9th IFIP WG 8.8/11.2 international conference on Smart Card Research and Advanced Application10.1007/978-3-642-12510-2_8(102-117)Online publication date: 14-Apr-2010
https://dl.acm.org/doi/10.1007/978-3-642-12510-2_8
Chu YHsieh JChang YKuo TBenini LDe Micheli GAl-Hashimi BMueller W(2009)A set-based mapping strategy for flash-memory reliability enhancementProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874717(405-410)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874717

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents