Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

A Clustered Failure Model for the Memory Array Reconfiguration Problem

Published: 01 May 1993 Publication History

Abstract

Reconfiguration of memory array using spare rows and spare columns, which has been shown to be a useful technique for yield enhancement of memories, is considered. A clustered failure model that adopts the center-satellite approach of F.J. Meyer and D.K. Pradhan (1989) is proposed and utilized to show that the total number of faulty cells that can be tolerated when clustering occurs is larger than when faults are independent. It is also shown that an optimal solution to the reconfiguration problem can be found in polynomial time for a special case of the clustering model. An efficient approximation algorithm is given for the general case of the probabilistic model assumed. It is shown, through simulation, that the computation time required by this algorithm to repair large arrays containing a significant number of clustered faults is small.

References

[1]
{1} D. Blough, "On the reconfiguration of memory arrays containing clustered faults," in Proc. 21st Int. Symp. Fault-Tolerant Comput., Dig. Papers, 1991, pp. 444-451.
[2]
{2} H. Chernoff, "A measure of asymptotic efficiency for tests of a hypothesis based on the sum of observations," Ann. Mathemat. Statist., vol. 23, pp. 493-507, 1952.
[3]
{3} K. Clarkson, "A modification of the greedy algorithm for vertex cover," Inform. Processing Lett., vol. 16, pp. 23-25, Jan. 1983.
[4]
{4} L. Devroye, "A note on random fault-tolerant arrays," McGill Univ. School of Comput. Sci. Tech. Rep., Dec. 1988.
[5]
{5} P. Erdös and P. Spencer, Probabilistic Methods in Combinatorics. New York: Academic, 1974.
[6]
{6} W. Feller, An Introduction to Probability Theory and its Applications. New York: Wiley, 1966.
[7]
{7} W.K. Fuchs and M. Chang, "Diagnosis and repair of large memories: A critical review and recent results," Proceedings of the International Workshop on Defect and Fault Tolerance in VLSI Systems. New York: Plenum, 1989, pp. 213-225.
[8]
{8} T. Fuji and C. Heegard, "Row/column replacement for the control of hard defects in semiconductor RAM's," IEEE Trans. Comput., vol. C-35, pp. 996-1000, Nov. 1986.
[9]
{9} R.W. Haddad and A.T. Dahbura, "Increased throughput for the testing and repair of RAM's with redundancy," in Proc. IEEE Int. Conf. Computer-Aided Design, 1987, pp. 230-233.
[10]
{10} T. Hagerup and C. Rüb, "A guided tour of Chernoff bounds," Inform. Processing Lett., vol. 33, pp. 305-308, Feb. 1990.
[11]
{11} N. Hasan and C.L. Liu, "Minimum fault coverage in reconfigurable arrays," in Dig. 18th Int. Symp. Fault-Tolerant Comput., 1988, pp. 348-353.
[12]
{12} V. Hemmady and S. Reddy, "On the repair of redundant RAM's," in Proc. 26th Design Automat. Conf., 1989, pp. 710-713.
[13]
{13} M. Ketchen, "Point defect yield model for wafer scale integration," IEEE Circuits and Devices Mag., pp. 24-34, July 1987.
[14]
{14} I. Koren and D. Pradhan, "Modeling the effect of redundancy on yield and performance of VLSI systems," IEEE Trans. Comput., vol. C-36, pp. 344-355, Mar. 1987.
[15]
{15} S.Y. Kuo and W.K. Fuchs, "Efficient spare allocation in reconfigurable arrays," IEEE Design & Test, pp. 24-31, Feb. 1987.
[16]
{16} L. LaForge, "Extremally fault-tolerant arrays," in Proc. Int. Conf. Wafer-Scale Integration, 1989.
[17]
{17} F. Lombardi and W.K. Huang, "Approaches for the repair of VLSI/WSI RRAM's by row/column deletion," in Dig. 18th Int. Symp. Fault-Tolerant Comput., 1988, pp. 342-347.
[18]
{18} W.S. Meisel, Computer-Oriented Approaches to Pattern Recognition. New York: Academic, 1972.
[19]
{19} F. J. Meyer and D. K. Pradhan, "Modeling defect spatial distribution," IEEE Trans. Comput., vol. 38, pp. 538-546, Apr. 1989.
[20]
{20} D.S. Mitrinovic, Analytic Inequalities. New York: Springer-Verlag, 1970.
[21]
{21} W. Shi and W.K. Fuchs, "Probabilistic analysis and algorithms for reconfiguration of memory arrays," IEEE Trans. Computer-Aided Design Integrated Circuits Syst., to be published.
[22]
{22} C.H. Stapper, "On yield, fault distributions, and clustering of particles," IBM J. Res. Develop., vol. 30, pp. 326-338, May 1986.

Cited By

View all
  • (2023)Improving the Performance of CNN Accelerator Architecture under the Impact of Process VariationsACM Transactions on Design Automation of Electronic Systems10.1145/360423628:5(1-21)Online publication date: 9-Sep-2023
  • (2018)Enhancement of fault collection for embedded RAM redundancy analysis considering intersection and orphan faultsIntegration, the VLSI Journal10.1016/j.vlsi.2018.02.01562:C(190-204)Online publication date: 1-Jun-2018
  • (2012)Constraint bipartite vertex coverJournal of Combinatorial Optimization10.1007/s10878-010-9289-723:3(331-355)Online publication date: 1-Apr-2012
  • Show More Cited By

Index Terms

  1. A Clustered Failure Model for the Memory Array Reconfiguration Problem
    Index terms have been assigned to the content through auto-classification.

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image IEEE Transactions on Computers
    IEEE Transactions on Computers  Volume 42, Issue 5
    May 1993
    134 pages

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 01 May 1993

    Author Tags

    1. approximation algorithm
    2. center-satellite approach
    3. clustered failure model
    4. configuration management
    5. fault tolerant computing
    6. memory architecture
    7. memory array reconfiguration problem
    8. probabilistic model
    9. probability.
    10. spare columns
    11. spare rows
    12. yield enhancement

    Qualifiers

    • Research-article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 06 Oct 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)Improving the Performance of CNN Accelerator Architecture under the Impact of Process VariationsACM Transactions on Design Automation of Electronic Systems10.1145/360423628:5(1-21)Online publication date: 9-Sep-2023
    • (2018)Enhancement of fault collection for embedded RAM redundancy analysis considering intersection and orphan faultsIntegration, the VLSI Journal10.1016/j.vlsi.2018.02.01562:C(190-204)Online publication date: 1-Jun-2018
    • (2012)Constraint bipartite vertex coverJournal of Combinatorial Optimization10.1007/s10878-010-9289-723:3(331-355)Online publication date: 1-Apr-2012
    • (2009)Probabilistic diagnosis of clustered faults for shared structuresMathematical and Computer Modelling: An International Journal10.1016/j.mcm.2008.06.01149:3-4(623-634)Online publication date: 1-Feb-2009
    • (2008)Constraint Bipartite Vertex Cover Simpler Exact Algorithms and ImplementationsProceedings of the 2nd annual international workshop on Frontiers in Algorithmics10.1007/978-3-540-69311-6_10(67-78)Online publication date: 29-Jun-2008
    • (2007)Communication in networks with random dependent faultsProceedings of the 32nd international conference on Mathematical Foundations of Computer Science10.5555/2392236.2392289(418-429)Online publication date: 26-Aug-2007
    • (1996)Generation of Minimal Vertex Covers for Row/Column Allocation in Self-Repairable ArraysIEEE Transactions on Computers10.1109/12.48149245:1(109-115)Online publication date: 1-Jan-1996

    View Options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media