research-article

A Fault-Tolerant Systolic Sorter

Authors:

Yoon-Hwa Choi,

Miroslaw MalekAuthors Info & Claims

IEEE Transactions on Computers, Volume 37, Issue 5

Pages 621 - 624

https://doi.org/10.1109/12.4615

Published: 01 May 1988 Publication History

Publisher Site

Abstract

A fault-tolerant systolic sorter design is proposed. An algorithm-based fault tolerance is achieved by testing the invariants of a systolic sorter during normal operation. Transient and permanent computation errors can be detected by using error-checking code and some redundant cells. A block with a single faulty cell can be located. Small hardware overhead and negligible time overhead are shown to be the major advantages of the method. A hierarchical structure is suggested as an efficient architecture for realizing the method. An offline fault-testing method for permanent stuck-at faults is presented.

References

[1]

{1} C. E. Leiserson, "Systolic priority queues," in Proc. Caltech Conf. VLSI, Jan. 1979, pp. 199-224.

Google Scholar

[2]

{2} H. Yasuura, N. Takagi, and S. Yajima, "The parallel enumeration sorting scheme for VLSI," IEEE Trans. Comput., vol. C-31, pp. 1192-1201, Dec. 1982.

Google Scholar

[3]

{3} T. C. Chen, V. Y. Lum, and C. Tung, "The rebound sorter: An efficient sort engine for large files," in Proc. Fourth Int. Conf. Very Large Data Bases, 1978, pp. 312-318.

Google Scholar

[4]

{4} N. Takagi and C. K. Wong, "A hardware sort-merge system," IBM J. Res. Develop., vol. 29, pp. 49-67, Jan. 1985.

Digital Library

Google Scholar

[5]

{5} K. -H. Huang and J. A. Abraham, "Algorithm-based fault tolerance for matrix operations," IEEE Trans. Comput., vol. C-33, pp. 297- 311, June 1984.

Google Scholar

[6]

{6} F. T. Leighton and C. E. Leiserson, "Wafer-scale integration of svstolic arrays," in Proc. 23rd Annu. Symp. Foundations Comput. Sci., 1982, pp. 297-311.

Digital Library

Google Scholar

[7]

{7} J. F. Wakerly, Error Detecting Codes, Self-Checking Circuits and Application. New York: North-Halland, 1978.

Google Scholar

[8]

{8} W. W. Peterson and E. J. Weldon Jr., Error-Correcting Codes, 2nd ed. Cambridge, MA: MIT Press, 1972.

Google Scholar

[9]

{9} D. W. Andrew and G. D. Schultz, "A token-ring architecture for local-area networks: An update," in Proc. COMPCON, Fall 1982, pp. 615-624.

Google Scholar

[10]

{10} J. J. Wolf, M. T. Liu, B. W. Weide, and D. P. Tsay, "Design of a distributed fault-tolerant loop network," Proc. Int. Symp. Fault Tolerant Comput., June 1979, pp. 17-24.

Google Scholar

Cited By

View all

Srinivasan SJha N(1999)Safety and Reliability Driven Task Allocation in Distributed SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/71.75582410:3(238-251)Online publication date: 1-Mar-1999
https://dl.acm.org/doi/10.1109/71.755824
Sung JRedinbo G(1996)Algorithm-Based Fault Tolerant Synthesis for Linear OperationsIEEE Transactions on Computers10.1109/12.49410045:4(425-438)Online publication date: 1-Apr-1996
https://dl.acm.org/doi/10.1109/12.494100
Vinnakota VJha N(1994)Design of Algorithm-Based Fault-Tolerant Multiprocessor Systems for Concurrent Error Detection and Fault DiagnosisIEEE Transactions on Parallel and Distributed Systems10.1109/71.3131255:10(1099-1106)Online publication date: 1-Oct-1994
https://dl.acm.org/doi/10.1109/71.313125
Show More Cited By

Index Terms

A Fault-Tolerant Systolic Sorter

Recommendations

A Fault-Tolerant FFT Processor

A method is proposed for achieving fault tolerance by introducing a redundant stage for a special-purpose fast Fourier transform (FFT) processor. A concurrent error-detection technique, called recomputing by alternate path, is used to detect errors ...
Fault-Tolerant FFT Networks

Two concurrent error detection (CED) schemes are proposed for N-point fast Fourier transform (FFT) networks that consists of log/sub 2/N stages with N/2 two-point butterfly modules for each stage. The method assumes that failures are confined to a ...
Fault Tolerance in Linear Systolic Arrays Using Time Redundancy

A linear systolic array with fault-tolerant capabilities is described. Fault tolerance is achieved by using triple time redundancy. The array is capable of undergoing reconfiguration and can operate in a gracefully degradable mode. The concept of ...

Comments

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computers

IEEE Transactions on Computers Volume 37, Issue 5

May 1988

133 pages

ISSN:0018-9340

Editor:
Bruce D. Shriver

Issue’s Table of Contents

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 May 1988

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Srinivasan SJha N(1999)Safety and Reliability Driven Task Allocation in Distributed SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/71.75582410:3(238-251)Online publication date: 1-Mar-1999
https://dl.acm.org/doi/10.1109/71.755824
Sung JRedinbo G(1996)Algorithm-Based Fault Tolerant Synthesis for Linear OperationsIEEE Transactions on Computers10.1109/12.49410045:4(425-438)Online publication date: 1-Apr-1996
https://dl.acm.org/doi/10.1109/12.494100
Vinnakota VJha N(1994)Design of Algorithm-Based Fault-Tolerant Multiprocessor Systems for Concurrent Error Detection and Fault DiagnosisIEEE Transactions on Parallel and Distributed Systems10.1109/71.3131255:10(1099-1106)Online publication date: 1-Oct-1994
https://dl.acm.org/doi/10.1109/71.313125
Rexford JJha N(1994)Partitioned Encoding Schemes for Algorithm-Based Fault Tolerance in Massively Parallel SystemsIEEE Transactions on Parallel and Distributed Systems10.1109/71.2856105:6(649-653)Online publication date: 1-Jun-1994
https://dl.acm.org/doi/10.1109/71.285610
Blough DPelc A(1994)Almost Certain Fault Diagnosis Through Algorithm-Based Fault ToleranceIEEE Transactions on Parallel and Distributed Systems10.1109/71.2825635:5(532-539)Online publication date: 1-May-1994
https://dl.acm.org/doi/10.1109/71.282563
Sun JCerny EGecsei J(1994)Fault Tolerance in a Class of Sorting NetworksIEEE Transactions on Computers10.1109/12.29326143:7(827-837)Online publication date: 1-Jul-1994
https://dl.acm.org/doi/10.1109/12.293261
Wang YChung PFuchs W(1994)Scheduling for Periodic Concurrent Error Detection in Processor ArraysJournal of Parallel and Distributed Computing10.1006/jpdc.1994.114223:3(306-313)Online publication date: 1-Dec-1994
https://dl.acm.org/doi/10.1006/jpdc.1994.1142
Vinnakota BJha N(1993)Synthesis of Algorithm-Based Fault-Tolerant Systems from Dependence GraphsIEEE Transactions on Parallel and Distributed Systems10.1109/71.2386224:8(864-874)Online publication date: 1-Aug-1993
https://dl.acm.org/doi/10.1109/71.238622
Vinnakota BJha N(1993)Diagnosability and Diagnosis of Algorithm-Based Fault-Tolerant SystemsIEEE Transactions on Computers10.1109/12.23848342:8(924-937)Online publication date: 1-Aug-1993
https://dl.acm.org/doi/10.1109/12.238483

Abstract

References

Cited By

Index Terms

Recommendations

A Fault-Tolerant FFT Processor

Fault-Tolerant FFT Networks

Fault Tolerance in Linear Systolic Arrays Using Time Redundancy

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations