research-article

Error-Control Coding in Computers

Authors:

Eiji Fujiwara,

Dhiraj K. PradhanAuthors Info & Claims

Computer, Volume 23, Issue 7

Pages 63 - 72

https://doi.org/10.1109/2.56853

Published: 01 July 1990 Publication History

Publisher Site

Abstract

In this article, intended for readers with basic knowledge in coding, the codes used in actual systems are surveyed. Error control in high-speed memories is examined, including bit-error-correcting/detecting codes, byte-error-correcting/detecting codes, and codes to detect single-byte errors as well as correct single-bit errors and detect double-bit errors. Tape and disk memory codes for error control in mass memories are discussed. Processor error control and unidirectional error-control codes are covered, including the application of the latter to masking asymmetric line faults.

References

[1]

1. T.R.N. Rao and E. Fujiwara, Error-Control Coding for Computer Systems, Prentice Hall, Englewood Cliffs, N.J., 1989.

Crossref

Google Scholar

[2]

2. N. Jarwala, and D.K. Pradhan, "Cost Analysis of On-Chip Error Control Coding for Fault-Tolerant Computers," Proc. FTCS- 17, Computer Society Press, Los Alamitos, Calif., Order No. 778 (microfiche only), July 1987, pp. 278-283.

Google Scholar

[3]

3. K. Matsuzawa and E. Fujiwara, "Masking Asymmetric Line Faults Using Semi-Distance Codes," Proc. FTCS-18, Computer Society Press, Los Alamitos, Calif., Order No. 867 (microfiche only), 1988, pp. 354-359.

Google Scholar

[4]

4. M.Y. Hsiao, "A Class of Optimal Minimum Odd-Weight-Column SEC-DED Codes," IBM J. R&D, Vol. 14, July 1970, pp. 395- 401.

Digital Library

Google Scholar

[5]

5. E. Fujiwara, "Odd-Weight-Column b-Adjacent Error-Correcting Codes," Trans. Inst. Elect. Comm. Eng., Japan, Vol. E61, 1978, pp. 781-787.

Google Scholar

[6]

6. T. Tsuchimoto et al., "A Large Computer System M-780," in Japanese, Nikkei Electronics, 396, June 1986, pp. 179-209.

Google Scholar

[7]

7. A.M. Patel, "Adaptive Cross-Parity (AXP) Code for a High-Density Magnetic Tape Subsystem," IBM J. R&D, Vol. 29, Dec. 1985, pp. 546-562.

Digital Library

Google Scholar

[8]

8. T. Doi et al., "Cross-Interleave Code for Error Correction of Digital Audio Systems," Proc. 64th AES Convention, Nov. 1979.

Google Scholar

[9]

9. D.K. Pradhan and S.M. Reddy, "Error Control Techniques for Logic Processors," IEEE Trans. Computers, Vol. C-21, No. 12, Dec. 1972, pp. 1,331-1,337.

Google Scholar

[10]

10. T. Krol, "N,K Concept Fault-Tolerance," IEEE Trans. Computers, Vol. C-35, No. 4, Apr. 1986, pp. 339-349.

Crossref

Google Scholar

[11]

11. D.K. Pradhan, "A New Class of Error-Correcting/Detecting Codes for Fault-Tolerant Computer Applications," IEEE Trans. Computers, Vol. C-29, No. 6, June 1980, pp. 471-481.

Google Scholar

[12]

12. D.K. Pradhan, ed., Fault-Tolerant Computing: Theory and Techniques, Prentice Hall, Englewood Cliffs, N.J., 1986.

Crossref

Google Scholar

[13]

13. B. Bose and D.K. Pradhan, "Optimal Unidirectional Error Detecting/Correcting Codes," IEEE Trans. Computers, Vol. C- 31, No. 6, June 1982, pp. 564-568.

Google Scholar

[14]

14. J. Bruck and M. Blaum, "Some New EC/ AUED Codes," Proc. FTCS-19, Computer Society Press, Los Alamitos, Calif., Order No. 1959, June 1989, pp. 208-215.

Google Scholar

[15]

15. D. Nikolos, N. Gaitanis, and G. Philokyprou, "Systematic t-error Correcting/ All Unidirectional Error Detecting Codes," IEEE Trans. Computers, Vol. C-35, No. 5, May 1986, pp. 394-402.

Crossref

Google Scholar

[16]

16. S. Kundu and S.M. Reddy, "On Symmetric Error Correcting Codes and All Unidirectional Error Detecting Codes," IEEE Trans. Computers, Vol. C-39, No. 6, June 1990.

Crossref

Google Scholar

[17]

Blaum, M., "Systematic Unidirectional Error Detecting Codes," IEEE Trans. Computers, Vol. C-37, No. 4, Apr. 1988, pp. 453-457.

Crossref

Google Scholar

[18]

Blaum, M., and van Tilborg, "On t Error Correcting/All Unidirectional Error Detecting Codes," IEEE Trans. Computers, Vol. 38, No. 11, Nov. 1989, pp. 1493-1501.

Digital Library

Google Scholar

[19]

Boinck and van Tilborg, "Constructions and Bounds for Systematic tEC/AUED Codes," submitted to IEEE Trans. on Inf. Theory.

Crossref

Google Scholar

[20]

Bose, B., "Burst Unidirectional Error Detecting Codes," IEEE Trans. Computers, Vol. C-35, No. 4, Apr. 1988, pp. 350-353.

Crossref

Google Scholar

[21]

Bose, B., "On Systematic SEC/MUED Code," Proc. FTCS-11, Computer Society Press, Los Alamitos, Calif., Order No. 350 (microfiche only), June 1981, pp. 265-267.

Google Scholar

[22]

Bose, B., "Unidirectional Error Correction/ Detection for VLSI Memory," Digest 11th Int'l Symp. Computer Architecture, Computer Society Press, Los Alamitos, Calif., Order No. 538 (microfiche only), June 1984, pp. 242-244.

Crossref

Google Scholar

[23]

Bose, B., and D.J. Lin, "Systematic Unidirectional Error Detecting Codes," IEEE Trans. Computers, Vol. C-34, No. 11, Nov. 1985, pp. 1,026-1,032.

Crossref

Google Scholar

[24]

Bose, B., and T.R.N. Rao, "Theory of Unidirectional Error Correcting/Detecting Codes," IEEE Trans. Computers, Vol. C-31, No. 6, June 1982, pp. 521-530.

Google Scholar

[25]

Bossen, D.C., "b-Adjacent Error Correction," IBM J. R&D, Vol. 14, July 1970, pp. 402-408.

Digital Library

Google Scholar

[26]

Bossen, D.C., and M.Y. Hsiao, "A System Solution to the Memory Soft-Error Problem," IBM J. R&D, Vol. 24, May 1980, pp. 390-397.

Digital Library

Google Scholar

[27]

Chen, C.L., "Byte-Oriented Error-Correcting Codes for Semiconductor Memory Systems," IEEE Trans. Computers, Vol. C-35, No. 7, July 1986, pp. 646-648.

Crossref

Google Scholar

[28]

Dunning, L.A., "SEC-BED-DED Codes for Error Control in Byte-Organized Memory Systems," IEEE Trans. Computers, Vol. C-34, No. 6, June 1985, pp. 557-562.

Google Scholar

[29]

Ikeno, K., and G. Nakamura, "Constant-Weight Codes," in Japanese, Trans. Inst. Elect. Comm. Eng., Japan, Vol. 54-A, July 1971, pp. 410-417.

Google Scholar

[30]

Imai, H., ed., Essentials of Error-Control Coding Techniques, Academic Press, 1990.

Crossref

Google Scholar

[31]

Kaneda, S., "A Class of Odd-Weight-Column SEC-DED-SbED Codes for Memory System Applications," IEEE Trans. Computers, Vol. C- 33, No. 8, Aug. 1984, pp. 737-739.

Google Scholar

[32]

Kaneda, S., and E. Fujiwara, "Single Byte Error Correcting-Double Byte Error Detecting Codes for Memory Systems," IEEE Trans. Computers, Vol. C-31, No. 7, July 1982, pp. 596-602.

Google Scholar

[33]

Lin, D.J., and B. Bose, "The Theory and Design of t-Error Correcting and d(d<t)-Unidirectional Error Detecting Codes," IEEE Trans. Computers , Vol. C-37, No. 4, Apr. 1988, pp. 433-439.

Crossref

Google Scholar

[34]

Pradhan, D.K., and J.J. Stiffler, "Error-Correcting Codes and Self-Checking Circuits," Computer , Vol. 13, No. 3, Mar. 1980, pp. 27-37.

Digital Library

Google Scholar

[35]

Sakai, S., et al., "A Defect-Tolerant Technology for an Active-Matrix LCD Integrated with Peripheral Circuits," SID 88 Digest, Society for Information Display, Playa del Rey, Calif., 1988, pp. 400-403.

Google Scholar

[36]

Weber, de Vroedt, and Broekee, "Bounds and Constructions for Codes Correcting Unidirectional Errors," IEEE Trans. Inf. Theory, Vol. 35, No. 4, July 1989, pp. 797-810.

Crossref

Google Scholar

Cited By

View all

Li TAmbrose JRagel RParameswaran S(2016)Processor Design for Soft ErrorsACM Computing Surveys10.1145/299635749:3(1-44)Online publication date: 8-Nov-2016
https://dl.acm.org/doi/10.1145/2996357
Tarnick S(2008)Self-Testing Embedded Borden t-UED Code Checkers for t=2kq-1 with q=2m-1Journal of Electronic Testing: Theory and Applications10.1007/s10836-008-5073-324:6(509-527)Online publication date: 1-Dec-2008
https://dl.acm.org/doi/10.1007/s10836-008-5073-3
Heidergott WJoyner WMartin GKahng A(2005)SEU tolerant device, circuit and processor designProceedings of the 42nd annual Design Automation Conference10.1145/1065579.1065586(5-10)Online publication date: 13-Jun-2005
https://dl.acm.org/doi/10.1145/1065579.1065586
Show More Cited By

Index Terms

Error-Control Coding in Computers
1. Hardware
  1. Integrated circuits
    1. Semiconductor memory
  2. Robustness
    1. Fault tolerance
      1. Error detection and error correction

Recommendations

Optimal two-level unequal error control codes for computer systems
FTCS '96: Proceedings of the The Twenty-Sixth Annual International Symposium on Fault-Tolerant Computing (FTCS '96)

Error control codes are now successfully applied to computer systems, especially to memory systems. This paper proposes an extended class of unequal error control codes which protects the fixed-byte strongly in computer words from multiple errors. The ...
Limited magnitude error control codes
Efficient error estimating coding: feasibility and applications

Motivated by recent emerging systems that can leverage partially correct packets in wireless networks, this paper proposes the novel concept of error estimating coding (EEC). Without correcting the errors in the packet, EEC enables the receiver of the ...

Reviews

Reviewer: Sajjan G. Shiva

The audience for this survey of codes used in actual systems is readers with a basic knowledge of coding theory. The paper surveys error control in high-speed memories, mass memories, and processors and then reviews unidirectional error-control codes. It covers single- and multiple-bit and byte error detection and correction schemes along with the popular single-error-correction, double-error-detection codes. Error control codes applicable to tapes and discs (optical, compact, and WORM) are described. The authors only present one processor error control technique, but they give a fine introduction to unidirectional codes. They predict that the current trend of reduced cost for error-control coding will result in more applications for these coding schemes and that cost-effective low-level coding techniques may offset the need for massive high-level redundancy. The paper is well written and covers a large body of material. A good understanding of the basics of coding theory is a prerequisite.

Access critical reviews of Computing literature here

Become a reviewer for Computing Reviews.

Comments

Information & Contributors

Information

Published In

Computer Volume 23, Issue 7

July 1990

109 pages

ISSN:0018-9162

Editor:
Bruce D. Shriver
Univ. of Southwestern Louisiana, Lafayette

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 July 1990

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Li TAmbrose JRagel RParameswaran S(2016)Processor Design for Soft ErrorsACM Computing Surveys10.1145/299635749:3(1-44)Online publication date: 8-Nov-2016
https://dl.acm.org/doi/10.1145/2996357
Tarnick S(2008)Self-Testing Embedded Borden t-UED Code Checkers for t=2kq-1 with q=2m-1Journal of Electronic Testing: Theory and Applications10.1007/s10836-008-5073-324:6(509-527)Online publication date: 1-Dec-2008
https://dl.acm.org/doi/10.1007/s10836-008-5073-3
Heidergott WJoyner WMartin GKahng A(2005)SEU tolerant device, circuit and processor designProceedings of the 42nd annual Design Automation Conference10.1145/1065579.1065586(5-10)Online publication date: 13-Jun-2005
https://dl.acm.org/doi/10.1145/1065579.1065586
Tarnick S(2004)Design of Embedded Self-Testing Checkers for t-UED and BUED CodesJournal of Electronic Testing: Theory and Applications10.1023/B:JETT.0000042511.45945.8120:5(465-477)Online publication date: 1-Oct-2004
https://dl.acm.org/doi/10.1023/B%3AJETT.0000042511.45945.81
Hwang SChoi G(2000)A Reliability Testing Environment for Off-the-Shelf Memory SubsystemsIEEE Design & Test10.1109/54.86790217:3(116-124)Online publication date: 1-Jul-2000
https://dl.acm.org/doi/10.1109/54.867902
Kavousianos XNikolos D(1999)Modular TSC Checkers for Bose-Lin and Bose CodesProceedings of the 1999 17TH IEEE VLSI Test Symposium10.5555/832299.836496Online publication date: 26-Apr-1999
https://dl.acm.org/doi/10.5555/832299.836496
Böhl ELindenkreuz TStephan R(1997)THE FAIL-STOP CONTROLLER AE11Proceedings of the 1997 IEEE International Test Conference10.5555/844384.845854Online publication date: 1-Nov-1997
https://dl.acm.org/doi/10.5555/844384.845854
Voskamp ERosenstiel W(1996)Error Detection in Fault Secure Controllers using State EncodingProceedings of the 1996 European conference on Design and Test10.5555/787259.787586Online publication date: 11-Mar-1996
https://dl.acm.org/doi/10.5555/787259.787586
Piestrak S(1996)Design of Self-Testing Checkers for Borden CodesIEEE Transactions on Computers10.1109/12.49410345:4(461-469)Online publication date: 1-Apr-1996
https://dl.acm.org/doi/10.1109/12.494103
Chowdhury DBasu SGupta IChaudhuri P(1994)Design of CAECC - Cellular Automata Based Error Correcting CodeIEEE Transactions on Computers10.1109/12.28631043:6(759-764)Online publication date: 1-Jun-1994
https://dl.acm.org/doi/10.1109/12.286310
Show More Cited By

Abstract

References

Cited By

Index Terms

Recommendations

Optimal two-level unequal error control codes for computer systems

Limited magnitude error control codes

Efficient error estimating coding: feasibility and applications

Reviews

Access critical reviews of Computing literature here

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations