The S/390 G5, the latest generation IBM mainframe system, more than doubles the performance of its predecessor. The microprocessor used in the system is a sophisticated CISC processor that features a large cache and a very high clock frequency to achieve excellent performance. We discuss the microarchitecture of the processor followed by a description of how this processor is integrated into the system. Finally, we consider the state-of-the-art reliability and availability features that make this mainframe system unique.

References

[1]

Enterprise Systems Architecture/390 Principles of Operation, order number SA22-7201, available through IBM branch offices.

Google Scholar

[2]

G.S. Rao, et al., "IBM S/390 Parallel Enterprise Servers G3 and G4," IBM J. Research and Development, Vol. 41, No. 4 /5, July/Sept. 1997, pp. 397-403.

Digital Library

Google Scholar

[3]

C.F. Webb and J.S. Liptay, "A High-Frequency Custom CMOS S/390 Microprocessor," IBM J. Research and Development, Vol. 41, No. 4 /5, July/Sept. 1997, pp. 463-473.

Digital Library

Google Scholar

[4]

C.F. Webb, et al., "A 400 MHz S/390 Microprocessor," IEEE J. Solid-State Circuits, Vol. 32, No. 11, Nov. 1997, pp. 1,665-1,675.

Crossref

Google Scholar

[5]

T.J. Slegel, et al., "IBM S/390 G5 Microprocessor," Hot Chips 10 Conf. Record, Aug. 1998 (copies available from the author).

Google Scholar

[6]

R.M. Averill III, et al., "Deep Submicron Design Techniques for the 500 MHz IBM S/390 G5 Custom Microprocessor," Proc. Int'l Conf. Computer Design, IEEE Computer Soc. Press, Los Alamitos, Calif., Oct. 1998.

Digital Library

Google Scholar

[7]

Large Systems Performance Reference, order number SC28-1187, available through IBM branch offices.

Google Scholar

[8]

K. Hua, et al., "Early Resolution of Address Translation in Cache Design," Proc. Int'l Conf. Computer Eng., Sept. 1990.

Google Scholar

[9]

E.M. Schwarz L. Sigal and T.J. McPherson, "CMOS Floating-Point Unit for the S/390 Parallel Enterprise Server G4," IBM J. Research and Development, Vol. 41, No. 4 /5, July/Sept. 1997, pp. 475-488.

Digital Library

Google Scholar

[10]

E.M. Schwarz R.M. Smith and C.A. Krygowski, "The S/390 G5 Floating-point Unit Supporting Hex and Binary Architectures," Proc. 14th IEEE Symp. Computer Arithmetic, to be published by IEEE Computer Soc. Press, Los Alamitos, Calif., Apr. 1999.

Digital Library

Google Scholar

Cited By

View all

Sazeides YGerber AGabor RBramnik APapadimitriou GGizopoulos DNicopoulos CDimitrakopoulos GPatsidis KHardavellas NCampanoni SGrot BKarpuzcu U(2022)IDLD: Instantaneous Detection of Leakage and Duplication of Identifiers Used for Register RenamingProceedings of the 55th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO56248.2022.00061(799-814)Online publication date: 1-Oct-2022
https://dl.acm.org/doi/10.1109/MICRO56248.2022.00061
Canal RHernandez CTornero RCilardo AMassari GReghenzani FFornaciari WZapater MAtienza DOleksiak APiĄtek WAbella J(2020)Predictive Reliability and Fault Management in Exascale SystemsACM Computing Surveys10.1145/340395653:5(1-32)Online publication date: 28-Sep-2020
https://dl.acm.org/doi/10.1145/3403956
Zhang HGhosh SFix JApostolakis SBeard SNagendra NOh TAugust DBahar IHerlihy MWitchel ELebeck A(2019)Architectural Support for Containment-based SecurityProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304020(361-377)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3297858.3304020
Show More Cited By

Index Terms

IBM's S/390 G5 Microprocessor Design
1. Applied computing
  1. Computers in other domains
    1. Personal computers and PC applications
      1. Microcomputers

Index terms have been assigned to the content through auto-classification.

Recommendations

The IBM z13 multithreaded microprocessor

The IBM z13™ system is the latest generation of the IBM z Systems™ mainframes. The z13 microprocessor improves upon the IBM zEnterprise® EC12 (zEC12) processor with two vector execution units, higher instruction execution parallelism, and a simultaneous ...
Design and microarchitecture of the IBM system z10 microprocessor

The IBM System z10^™ microprocessor is currently the fastest running 64-bit CISC (complex instruction set computer) microprocessor. This microprocessor operates at 4.4 GHz and provides up to two times performance improvement compared with its predecessor,...
Custom S/390 G5 and G6 microprocessors

Compared with the G4 microprocessor, the S/390® G5 microprocessor contains many architectural and performance enhancements. The G6 microprocessor represents a technology performance improvement over G5, with system support for additional processors. The ...

Comments

Information & Contributors

Information

Published In

IEEE Micro Volume 19, Issue 2

March 1999

154 pages

ISSN:0272-1732

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 March 1999

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

117
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sazeides YGerber AGabor RBramnik APapadimitriou GGizopoulos DNicopoulos CDimitrakopoulos GPatsidis KHardavellas NCampanoni SGrot BKarpuzcu U(2022)IDLD: Instantaneous Detection of Leakage and Duplication of Identifiers Used for Register RenamingProceedings of the 55th Annual IEEE/ACM International Symposium on Microarchitecture10.1109/MICRO56248.2022.00061(799-814)Online publication date: 1-Oct-2022
https://dl.acm.org/doi/10.1109/MICRO56248.2022.00061
Canal RHernandez CTornero RCilardo AMassari GReghenzani FFornaciari WZapater MAtienza DOleksiak APiĄtek WAbella J(2020)Predictive Reliability and Fault Management in Exascale SystemsACM Computing Surveys10.1145/340395653:5(1-32)Online publication date: 28-Sep-2020
https://dl.acm.org/doi/10.1145/3403956
Zhang HGhosh SFix JApostolakis SBeard SNagendra NOh TAugust DBahar IHerlihy MWitchel ELebeck A(2019)Architectural Support for Containment-based SecurityProceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/3297858.3304020(361-377)Online publication date: 4-Apr-2019
https://dl.acm.org/doi/10.1145/3297858.3304020
Do SDubois M(2018)Core ReliabilityIEEE Computer Architecture Letters10.1109/LCA.2018.279143317:2(105-108)Online publication date: 1-Jul-2018
https://dl.acm.org/doi/10.1109/LCA.2018.2791433
Hukerikar STeranishi KDiniz PLucas R(2018)RedThreadsInternational Journal of Parallel Programming10.1007/s10766-017-0492-346:2(225-251)Online publication date: 1-Apr-2018
https://dl.acm.org/doi/10.1007/s10766-017-0492-3
Arasteh BNajafi J(2018)Programming guidelines for improving software resiliency against soft-errors without performance overheadComputing10.1007/s00607-018-0592-y100:9(971-1003)Online publication date: 1-Sep-2018
https://dl.acm.org/doi/10.1007/s00607-018-0592-y
Stanley-Marbell PRinard M(2017)Error-Efficient Computing SystemsFoundations and Trends in Electronic Design Automation10.1561/100000004911:4(362-461)Online publication date: 18-Dec-2017
https://dl.acm.org/doi/10.1561/1000000049
Sartor ALorenzon ACarro LKastensmidt FWong SBeck A(2017)Exploiting Idle Hardware to Provide Low Overhead Fault Tolerance for VLIW ProcessorsACM Journal on Emerging Technologies in Computing Systems10.1145/300193513:2(1-21)Online publication date: 6-Jan-2017
https://dl.acm.org/doi/10.1145/3001935
Li TShafique MAmbrose JHenkel JParameswaran S(2017)Fine-Grained Checkpoint Recovery for Application-Specific Instruction-Set ProcessorsIEEE Transactions on Computers10.1109/TC.2016.260637866:4(647-660)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1109/TC.2016.2606378
Liu QJung CLee DTiwari DWest J(2016)Compiler-directed lightweight checkpointing for fine-grained guaranteed soft error recoveryProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.5555/3014904.3014931(1-12)Online publication date: 13-Nov-2016
https://dl.acm.org/doi/10.5555/3014904.3014931
Show More Cited By

Abstract

References

Cited By

Index Terms

Recommendations

The IBM z13 multithreaded microprocessor

Design and microarchitecture of the IBM system z10 microprocessor

Custom S/390 G5 and G6 microprocessors

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations