article

CMOS floating-point unit for the S/390 parallel enterprise server G4

Authors:

E. M. Schwarz,

L. Sigal,

T. J. McPhersonAuthors Info & Claims

IBM Journal of Research and Development, Volume 41, Issue 4-5

Pages 475 - 488

https://doi.org/10.1147/rd.414.0475

Published: 01 July 1997 Publication History

Abstract

No abstract available.

References

[1]

Enterprise Systems Architecture/390, Fourth Edition, Order No. SA22-7201-03, September 1996; available through IBM branch offices.

Google Scholar

[2]

E. M. Schwarz, T. McPherson, and C. Krygowski, "Carry Select and Input Select Adder for Late Arriving Data," Proceedings of the 30th Asilomar Conference on Signals, Systems, and Computers, November 1996, pp. 182-185.

Google Scholar

[3]

S. Vassiliadis, D. S. Lemon, and M. Putrino, "S/370 Sign-Magnitude Floating-Point Adder," IEEE J. Solid-State Circuits 24, No. 4, 1062-1070 (August 1989).

Crossref

Google Scholar

[4]

S. Dao-Trong and K. Helwig, "A Single-Chip IBM System/390 Floating-Point Processor in CMOS," IBM J. Res. Develop. 36, No. 4, 733-749 (July 1992).

Digital Library

Google Scholar

[5]

S. Waser and M. J. Flynn, Introduction to Arithmetic for Digital Systems Designers, CBS College Publishing, New York, 1982.

Digital Library

Google Scholar

[6]

K. Hwang, Computer Arithmetic: Principles, Architecture and Design, John Wiley & Sons, Inc., New York, 1979.

Digital Library

Google Scholar

[7]

R. M. Jessani and C. H. Olson, "The Floating-Point Unit of the PowerPC 603e Microprocessor," IBM J. Res. Develop. 40, No. 5, 559-566 (September 1996).

Digital Library

Google Scholar

[8]

S. Vassiliadis, E. M. Schwarz, and D. J. Hanrahan, "A General Proof for Overlapped Multiple-Bit Scanning Multiplications," IEEE Trans. Comput. 38, No. 2, 172-183 (February 1989).

Digital Library

Google Scholar

[9]

S. Vassiliadis, E. M. Schwarz, and B. M. Sung, "Hard-Wired Multipliers with Encoded Partial Products," IEEE Trans. Comput. 40, No. 11, 1181-1197 (November 1991).

Digital Library

Google Scholar

[10]

E. M. Schwarz, B. Averill, and L. Sigal, "A Radix-8 CMOS S/390 Multiplier," Thirteenth Symposium on Computer Arithmetic, Asilomar, CA, July 1997, pp. 2-9.

Digital Library

Google Scholar

[11]

R. E. Goldschmidt, "Applications of Division by Convergence," Master's thesis, M.I.T., Cambridge, MA, June 1964.

Google Scholar

[12]

S. F. Anderson, J. G. Earle, R. E. Goldschmidt, and D. M. Powers, "The IBM System/360 Model 91: Floating-Point Execution Unit," IBM J. Res. Develop. 11, No. 1, 34-53 (January 1967).

Digital Library

Google Scholar

[13]

M. J. Flynn, "On Division by Functional Iteration," IEEE Trans. Comput. C-19, No. 8, 702-706 (August 1970).

Digital Library

Google Scholar

[14]

A. Svoboda, "An Algorithm for Division," Information Processing Machines 9, 25-32 (1963); Prague, Czechoslovakia.

Google Scholar

[15]

E. V. Krishnamurthy, "On Optimal Iterative Schemes for High-Speed Division," IEEE Trans. Comput. C-19, No. 3, 227-231 (March 1970).

Digital Library

Google Scholar

[16]

M. Darley, B. Kronlage, D. Bural, B. Churchill, D. Pulling, P. Wang, R. Iwamoto, and L. Yang, "The TMS390C602A Floating-Point Coprocessor for Sparc Systems," IEEE Micro 10, No. 3, 36-47 (June 1990).

Digital Library

Google Scholar

[17]

E. M. Schwarz, "Rounding for Quadratically Converging Algorithms for Division and Square Root," Proceedings of the 29th Asilomar Conference on Signals, Systems, and Computers, October 1995, pp. 600-603.

Digital Library

Google Scholar

[18]

C. V. Ramamoorthy, J. R. Goodman, and K. H. Kim, "Some Properties of Iterative Square-Rooting Methods Using High-Speed Multiplication," IEEE Trans. Comput. C-21, No. 8, 837-847 (August 1972).

Digital Library

Google Scholar

[19]

S. Vassiliadis and E. M. Schwarz, "Controlling Unit for a Pipelined Floating Point Hard-Wired Engine," Proceedings of the IFIP Third International Workshop on Wafer Scale Integration, June 1989, pp. 343-351.

Google Scholar

[20]

L. Sigal, J. D. Warnock, B. W. Curran, Y. H. Chan, P. J. Camporese, M. D. Mayo, W. V. Huott, D. R. Knebel, C. T. Chuang, J. P. Eckhardt, and P. T. Wu, "Circuit Design Techniques for the High-Performance CMOS IBM S/390 Parallel Enterprise Server G4 Microprocessor," IBM J. Res. Develop. 41, No. 4/5, 489-503 (1997, this issue).

Digital Library

Google Scholar

[21]

K. L. Shepard, S. M. Carey, E. K. Cho, B. W. Curran, R. F. Hatch, D. E. Hoffman, S. A. McCabe, G. A. Northrop, and R. Seigler, "Design Methodology for the S/390 Parallel Enterprise Server G4 Microprocessors," IBM J. Res. Develop. 41, No. 4/5, 515-547 (1997, this issue).

Digital Library

Google Scholar

[22]

C. Webb, C. Anderson, L. Sigal, K. Shepard, J. Liptay, J. Warnock, B. Curran, B. Krumm, M. Mayo, P. Camporese, E. Schwarz, M. Farrell, P. Restle, R. Averill, T. Slegel, W. Huott, Y. Chan, B. Wile, P. Emma, D. Beece, C. Chuang, and C. Price, "A 400 MHz S/390 Microprocessor," ISSCC Digest of Technical Papers, pp. 168-169 (February 1997).

Google Scholar

Cited By

View all

Kikkeri NSeidel P(2005)Formal Verification of Parametric Multiplicative Division ImplementationsProceedings of the 2005 International Conference on Computer Design10.1109/ICCD.2005.59(599-602)Online publication date: 2-Oct-2005
https://dl.acm.org/doi/10.1109/ICCD.2005.59
Even GSeidel PFerguson W(2005)A parametric error analysis of Goldschmidt's division algorithmJournal of Computer and System Sciences10.1016/j.jcss.2004.08.00470:1(118-139)Online publication date: 1-Feb-2005
https://dl.acm.org/doi/10.1016/j.jcss.2004.08.004
Schwarz EKrygowski C(1999)The S/390 G5 floating-point unitIBM Journal of Research and Development10.1147/rd.435.070743:5(707-721)Online publication date: 1-Sep-1999
https://dl.acm.org/doi/10.1147/rd.435.0707
Show More Cited By

Index Terms

CMOS floating-point unit for the S/390 parallel enterprise server G4

Recommendations

The S/390 G5 floating-point unit

The floating-point unit of the IBM S/390® G5 Parallel Enterprise Server represents a milestone in S/390 floating-point computation. The S/390 G5 contains the first floating-point unit (FPU) to support both the S/390 hexadecimal floating-point ...
Decimal Floating-Point Adder and Multifunction Unit with Injection-Based Rounding
ARITH '07: Proceedings of the 18th IEEE Symposium on Computer Arithmetic

Shrinking feature sizes gives more headroom for designers to extend the functionality of microprocessors. The IEEE 754R working group has revised the IEEE 754-1985 Standard for Binary Floating-Point Arithmetic to include specifications for decimal ...
Decimal Floating-Point Multiplication

Decimal multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting. This paper presents the design of two decimal floating-point multipliers: one ...

Comments

Information & Contributors

Information

Published In

cover image IBM Journal of Research and Development

IBM Journal of Research and Development Volume 41, Issue 4-5

Special issue: IBM S/390 G3 and G4

July/Sept. 1997

225 pages

ISSN:0018-8646

Editor:
G. F. Hoffnagle

Issue’s Table of Contents

Publisher

IBM Corp.

United States

Publication History

Published: 01 July 1997

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kikkeri NSeidel P(2005)Formal Verification of Parametric Multiplicative Division ImplementationsProceedings of the 2005 International Conference on Computer Design10.1109/ICCD.2005.59(599-602)Online publication date: 2-Oct-2005
https://dl.acm.org/doi/10.1109/ICCD.2005.59
Even GSeidel PFerguson W(2005)A parametric error analysis of Goldschmidt's division algorithmJournal of Computer and System Sciences10.1016/j.jcss.2004.08.00470:1(118-139)Online publication date: 1-Feb-2005
https://dl.acm.org/doi/10.1016/j.jcss.2004.08.004
Schwarz EKrygowski C(1999)The S/390 G5 floating-point unitIBM Journal of Research and Development10.1147/rd.435.070743:5(707-721)Online publication date: 1-Sep-1999
https://dl.acm.org/doi/10.1147/rd.435.0707
Slegel TAverill III RCheck MGiamei BKrumm BKrygowski CLi WLiptay JMacDougall JMcPherson TNavarro JSchwarz EShum KWebb C(1999)IBM's S/390 G5 Microprocessor DesignIEEE Micro10.1109/40.75546419:2(12-23)Online publication date: 1-Mar-1999
https://dl.acm.org/doi/10.1109/40.755464
Webb CLiptay J(1997)A high-frequency custom CMOS S/390 microprocessorIBM Journal of Research and Development10.1147/rd.414.046341:4-5(463-473)Online publication date: 1-Jul-1997
https://dl.acm.org/doi/10.1147/rd.414.0463

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

References

Cited By

Index Terms

Recommendations

The S/390 G5 floating-point unit

Decimal Floating-Point Adder and Multifunction Unit with Injection-Based Rounding

Decimal Floating-Point Multiplication

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations