Cited By
View all- Kim DManaguli RKim Y(2018)Data Cache and Direct Memory Access in Programming MediaprocessorsIEEE Micro10.1109/40.94667821:4(33-42)Online publication date: 29-Dec-2018
The MAP1000A VLIW Mediaprocessor
Abstract
This alternate to using custom ASICs for each multimedia-processing task is a single-chip, programmable mediaprocessor that also makes use of general-purpose RISC processing and a VLIW framework.
References
[1]
C. Basoglu, et al., "Parallel Image Computing in Modern Commercially-Available Processors," Int'l J. Imaging Systems, Vol. 9, 1998, pp. 407-415.
[2]
J. Turley, "Multimedia Chips Complicate Choices," Microprocessor Report, Vol. 10, No. 2, 1996, pp. 14-19.
[3]
R.P. Colwell, et al., "A VLIW Architecture for a Trace Scheduling Compiler," IEEE Trans. on Computers, Vol. 37, 1988, pp. 967-979.
[4]
S.S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufmann, San Francisco, Calif., 1997.
[5]
A.V. Aho R. Sethi and J.D. Ullman, Compilers Principles, Techniques and Tools, Addison-Wesley, Reading, Mass., 1986.
[6]
W. Lee and C. Basoglu, "MPEG-2 Decoder Implementation on MAP1000A Mediaprocessor Using the C Language," SPIE Proc. Media Processors 2000, Vol. 3970, 2000, pp. 27-36.
[7]
I. Stotland D. Kim and Y. Kim, "Image Computing Library for a Next-Generation VLIW Multimedia Processor," SPIE Proc. Electronic Imaging, Vol. 3655, 1999, pp. 47-58.
[8]
R. Gov, et al., "Next-Generation Media Processors and Their Impact on Medical Imaging," SPIE Proc. Medical Imaging Conf., 1998, pp. 271-278.
[9]
P.G. Lowney, et al., "The Multiflow Trace Scheduling Compiler," The J. of Supercomputing, Vol. 7, 1993, pp. 51-142.
Index Terms
- The MAP1000A VLIW Mediaprocessor
Index terms have been assigned to the content through auto-classification.
Recommendations
Dynamically Scheduling VLIW Instructions
Very long instruction word (VLIW) machines potentially provide the most direct way to exploit instruction-level parallelism; however, they cannot be used to emulate current general-purpose instruction set architectures. In addition, programs scheduled ...
Hybrid multithreading for VLIW processors
CASES '09: Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systemsSeveral multithreading techniques have been proposed to reduce resource underutilization in Very Long Instruction Word (VLIW) processors. Simultaneous MultiThreading (SMT) is a popular technique that improves processor performance by issuing multiple ...
Value prediction in VLIW machines
Special Issue: Proceedings of the 26th annual international symposium on Computer architecture (ISCA '99)The performance of VLIW architectures is dependent on the capability of the compiler to detect and exploit instruction-level parallelism during instruction scheduling. To exploit the detected parallelism, instructions are reordered to reduce the length ...
Comments
Information & Contributors
Information
Published In
Copyright © Copyright © 2000 IEEE. All Rights Reserved.
Publisher
IEEE Computer Society Press
Washington, DC, United States
Publication History
Published: 01 March 2000
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 04 Oct 2024
Other Metrics
Citations
Cited By
View all- Kim DManaguli RKim Y(2018)Data Cache and Direct Memory Access in Programming MediaprocessorsIEEE Micro10.1109/40.94667821:4(33-42)Online publication date: 29-Dec-2018