research-article

Timing optimization for multisource nets: characterization and optimal repeater insertion

Authors:

J. Lillis,

Chung-Kuan ChengAuthors Info & Claims

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 18, Issue 3

Pages 322 - 331

https://doi.org/10.1109/43.748162

Published: 01 November 2006 Publication History

Abstract

This paper presents new results in the area of timing optimization for multisource nets. The augmented RC-diameter (ARD) is suggested as a natural and practical performance measure and a linear time algorithm for computing the ARD of a multisource net is presented. Building on the ARD measure, we characterize the multisource optimization problem in terms of operations on piece-wise linear functions. This characterization is then used to develop an algorithm for optimal repeater insertion: for a given multisource topology the algorithm efficiently identifies an optimal assignment of repeaters to prescribed insertion points under the “min cost timing feasible” problem formulation. The algorithm has been implemented and computational results demonstrate the viability of the approach

Cited By

View all

Tsai WLan YHu YChen S(2012)Networks on chips: structure and design methodologiesJournal of Electrical and Computer Engineering10.1155/2012/5094652012(2-2)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/509465
Lan YLo SLin YHu YChen S(2009)BiNoCProceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip10.1109/NOCS.2009.5071476(266-275)Online publication date: 10-May-2009
https://dl.acm.org/doi/10.1109/NOCS.2009.5071476
El-Moursy MFriedman E(2004)Optimum wire sizing of RLC interconnect with repeatersIntegration, the VLSI Journal10.1016/j.vlsi.2004.04.00138:2(205-225)Online publication date: 1-Dec-2004
https://dl.acm.org/doi/10.1016/j.vlsi.2004.04.001
Show More Cited By

Timing optimization for multisource nets: characterization and optimal repeater insertion
1. Information systems
  1. Data management systems
    1. Database administration
2. Theory of computation
  1. Design and analysis of algorithms

Recommendations

Timing optimization for multi-source nets: characterization and optimal repeater insertion
DAC '97: Proceedings of the 34th annual Design Automation Conference

This paper presents new results in the area of timingoptimization for multi-source nets. The Augmented RC-Diameter (ARD) is proposed as a natural and practical performance metric and a linear time algorithm for computingthe ARD of a multi-source net is ...
Non Equivalence between Time Petri Nets and Time Stream Petri Nets
PNPM '99: Proceedings of the The 8th International Workshop on Petri Nets and Performance Models

It had been shown that Merlin's Time Petri Nets are a special case of Time Stream Petri Nets. In this paper, we show that it does not exist a time equivalence between both models. We extend first this result to the nonequivalence of Timed Automata and ...
Timing optimization algorithms for sequential circuits

Comments

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Volume 18, Issue 3

November 2006

118 pages

ISSN:0278-0070

Issue’s Table of Contents

Publisher

IEEE Press

Publication History

Published: 01 November 2006

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Tsai WLan YHu YChen S(2012)Networks on chips: structure and design methodologiesJournal of Electrical and Computer Engineering10.1155/2012/5094652012(2-2)Online publication date: 1-Jan-2012
https://dl.acm.org/doi/10.1155/2012/509465
Lan YLo SLin YHu YChen S(2009)BiNoCProceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip10.1109/NOCS.2009.5071476(266-275)Online publication date: 10-May-2009
https://dl.acm.org/doi/10.1109/NOCS.2009.5071476
El-Moursy MFriedman E(2004)Optimum wire sizing of RLC interconnect with repeatersIntegration, the VLSI Journal10.1016/j.vlsi.2004.04.00138:2(205-225)Online publication date: 1-Dec-2004
https://dl.acm.org/doi/10.1016/j.vlsi.2004.04.001
Jing THong XBao HCai YXu JCheng CGu JYasuura H(2003)UTACOProceedings of the 2003 Asia and South Pacific Design Automation Conference10.1145/1119772.1119956(834-839)Online publication date: 21-Jan-2003
https://dl.acm.org/doi/10.1145/1119772.1119956
Xu JHong XJing TCai YGu J(2003)An efficient hierarchical timing-driven Steiner tree algorithm for global routingIntegration, the VLSI Journal10.1016/S0167-9260(03)00029-435:2(69-84)Online publication date: 1-Aug-2003
https://dl.acm.org/doi/10.1016/S0167-9260%2803%2900029-4
Hong XJing TXu JBao HGu J(2003)CNBJournal of Computer Science and Technology10.1007/BF0294546118:6(732-738)Online publication date: 1-Nov-2003
https://dl.acm.org/doi/10.1007/BF02945461
Xu JHong XJing TCai YGu J(2002)An Efficient Hierarchical Timing-Driven Steiner Tree Algorithm for Global RoutingProceedings of the 2002 Asia and South Pacific Design Automation Conference10.5555/832284.835429Online publication date: 7-Jan-2002
https://dl.acm.org/doi/10.5555/832284.835429

Abstract

Cited By

Recommendations