Federated scheduling in clustered many-core processors
Article No.: 12, Pages 1 - 8
Abstract
High-performance embedded systems, such as self-driving systems require platforms that reduce power consumption and perform high-performance processing. As satisfying both requirements, multi-/many-core processors are attracting attention. This paper focuses on a clustered many-core processors represented by Kalray MPPA. Clustered many-core processors regard multiple cores as a single cluster, with each cluster having private memory. A bus within each cluster performs communication. A network-on-chip (NoC) is used between clusters. These two communication speeds are different. However, it is inappropriate to always assume that the worst calculation is the slow NoC communication speed. This paper discusses a method to improve worst-case communication time estimation when applying federated scheduling on clustered many-core processors with routes at a different speed. Furthermore, this paper investigates an approach to assign dedicated cores in multiple clusters to reduce the number of required cores.
References
[1]
"Autoware.AI," https://www.autoware.ai/, Autoware's Official Website.
[2]
S. Kato, S. Tokunaga, Y. Maruyama, S. Maeda, M. Hirabayashi, Y. Kitsukawa, A. Monrroy, T. Ando, Y. Fujii, and T. Azumi, "Autoware on board: Enabling autonomous vehicles with embedded systems," in Proc. of the ACM/IEEE International Conference on Cyber-Physical Systems (ICCPS), 2018, pp. 287--296.
[3]
C. Ramey, "TILE-Gx100 ManyCore processor: Acceleration interfaces and architecture," in Proc. of the IEEE Hot Chips 23 Symposium (HCS), 2011, pp. 1--21.
[4]
"Kalray MPPA," https://www.european-processor-initiative.eu/wp-content/uploads/2019/10/Kalray-NEWCAS-2019.pdf, data about Kalray MPPA.
[5]
I. Shingo, T. Fukunaga, and T. Azumi, "Accurate contention-aware scheduling method on clustered many-core platform," Journal of Information Processing, vol. 29, pp. 216--226, 2021.
[6]
Y. Maruyama, S. Kato, and T. Azumi, "Exploring Scalable Data Allocation and Parallel Computing on NoC-Based Embedded Many Cores," in Proc. of the IEEE International Conference on Computer Design (ICCD), 2017, pp. 225--228.
[7]
R. Yoshinaka and T. Azumi, "Model-based development considering self-driving systems for many-core processors," in Proc. of the IEEE International Conference on Emerging Technologies and Factory Automation (ETFA), 2020, pp. 337--344.
[8]
T. Azumi, Y. Maruyama, and S. Kato, "ROS-lite: ROS framework for NoC-based embedded many-core platform," in Proc. of the IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS), 2020.
[9]
X. Jiang, N. Guan, X. Long, Y. Tang, and Q. He, "Real-time scheduling of parallel tasks with tight deadlines," Journal of Systems Architecture, vol. 108, p. 101742, 2020.
[10]
R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: task graphs for free," in Proc. of the IEEE International Workshop on Hardware/Software Codesign.(CODES/CASHE), 1998, pp. 97--101.
[11]
B. D. De Dinechin, D. Van Amstel, M. Poulhiès, and G. Lager, "Time-critical computing on a single-chip massively parallel processor," in Proc. of the Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, pp. 1--6.
[12]
A. Alhammad and R. Pellizzoni, "Trading cores for memory bandwidth in real-time systems," in Proc. of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2016, pp. 1--11.
[13]
M. Schuh, C. Maiza, J. Goossens, P. Raymond, and B. Dupont de Dinechin, "A study of predictable execution models implementation for industrial data-flow applications on a multi-core platform with shared banked memory," in Proc. of the IEEE Real-Time Systems Symposium (RTSS), 2020.
[14]
Y. Kitagawa, T. Ishigooka, and T. Azumi, "DAG scheduling algorithm for a cluster-based many-core architecture," in Proc. of the IEEE International Conference on Embedded and Ubiquitous Computing (EUC), 2018, pp. 150--157.
[15]
Q. Perret, P. Maurère, É. Noulard, C. Pagetti, P. Sainrat, and B. Triquet, "Mapping hard real-time applications on many-core processors," in Proc. of the International Conference on Real-Time Networks and Systems (RTNS), 2016, pp. 235--244.
[16]
S. Igarashi, Y. Kitagawa, T. Fukunaga, and T. Azumi, "Accurate contention estimate scheduling method using multiple clusters of many-core platform for applications requiring parallel computations," in Proc. of the Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP), 2020.
[17]
R. Koike, S. Igarashi, T. Fukunaga, and T. Azumi, "Contention-free scheduling for clustered many-core platform," in Proc. of the IEEE International Conference on Embedded Software and Systems (ICESS), 2020.
[18]
B. Rouxel, S. Skalistis, S. Derrien, and I. Puaut, "Hiding communication delays in contention-free execution for SPM-based multi-core architectures," in Proc. of the Euromicro Conference on Real-Time Systems (ECRTS), 2019.
[19]
J. Li, J. J. Chen, K. Agrawal, C. Lu, C. Gill, and A. Saifullah, "Analysis of federated and global scheduling for parallel real-time tasks," in Proc. of the Euromicro Conference on Real-Time Systems (ECRTS), 2014, pp. 85--96.
[20]
S. Baruah, "The federated scheduling of constrained-deadline sporadic dag task systems," in Proc. of the Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015, pp. 1323--1328.
[21]
S. Baruah, "Federated scheduling of sporadic dag task systems," in Proc. of the IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2015, pp. 179--186.
[22]
X. Jiang, N. Guan, X. Long, and W. Yi, "Semi-federated scheduling of parallel real-time tasks on multiprocessors," in Proc. of the IEEE Real-Time Systems Symposium (RTSS), 2017, pp. 80--91.
[23]
U. Niklas, v. d. B. Georg, C. Jian-Jia, L. Jing, and K. Agrawal, "Reservation-based federated scheduling for parallel real-time tasks," in Proc. of the IEEE Real-Time Systems Symposium (RTSS), 2018, pp. 482--494.
- Federated scheduling in clustered many-core processors
Recommendations
From GPGPU to Many-Core: Nvidia Fermi and Intel Many Integrated Core Architecture
Comparing the architectures and performance levels of an Nvidia Fermi accelerator with an Intel MIC Architecture coprocessor demonstrates the benefit of the coprocessor for bringing highly parallel applications into, or even beyond, GPGPU performance ...
Using many-core coprocessor to boost up Erlang VM
Erlang '13: Proceedings of the twelfth ACM SIGPLAN workshop on ErlangThe trend in processor design is to build more cores on a single chip. Commercial many-core processor is emerging these years. Intel Xeon Phi coprocessor , which is equipped with at least 60 relatively slow cores, is the first commercial many-core ...
Multi- and many-core data mining with adaptive sparse grids
CF '11: Proceedings of the 8th ACM International Conference on Computing FrontiersGaining knowledge out of vast datasets is a main challenge in data-driven applications nowadays. Sparse grids provide a numerical method for both classification and regression in data mining which scales only linearly in the number of data points and is ...
Comments
Information & Contributors
Information
Published In
September 2021
238 pages
ISBN:9781665433266
- General Chair:
- Carlos Tavares Calafate,
- Program Chair:
- Floriano De Rango
Sponsors
In-Cooperation
- IEEE-CS\TCPP: TC on Parallel Processing
Publisher
IEEE Press
Publication History
Published: 11 January 2022
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DS-RT '21
Sponsor:
DS-RT '21: International Symposium on Distributed Simulation and Real-Time Applications
September 27 - 29, 2021
Valencia, Spain
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 23Total Downloads
- Downloads (Last 12 months)5
- Downloads (Last 6 weeks)2
Reflects downloads up to 04 Oct 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in