research-article

The Intel 432: A VLSI Architecture for Fault-Tolerant Computer Systems

Author:

D. JohnsonAuthors Info & Claims

Computer, Volume 17, Issue 8

Pages 40 - 48

https://doi.org/10.1109/MC.1984.1659216

Published: 01 August 1984 Publication History

Publisher Site

Abstract

First Page of the Article

Cited By

View all

Kwon ADhawan USmith JKnight TDeHon ASadeghi AGligor VYung M(2013)Low-fat pointersProceedings of the 2013 ACM SIGSAC conference on Computer & communications security10.1145/2508859.2516713(721-732)Online publication date: 4-Nov-2013
https://dl.acm.org/doi/10.1145/2508859.2516713
DeHon AKarel BKnight TMalecha GMontagu BMorisset RMorrisett GPierce BPollack RRay SShivers OSmith JSullivan G(2011)Preliminary design of the SAFE platformProceedings of the 6th Workshop on Programming Languages and Operating Systems10.1145/2039239.2039245(1-5)Online publication date: 23-Oct-2011
https://dl.acm.org/doi/10.1145/2039239.2039245
Nelson V(1990)Fault-Tolerant ComputingComputer10.1109/2.5684923:7(19-25)Online publication date: 1-Jul-1990
https://dl.acm.org/doi/10.1109/2.56849
Show More Cited By

Index Terms

The Intel 432: A VLSI Architecture for Fault-Tolerant Computer Systems
1. Information systems
  1. Data management systems
    1. Query languages
      1. Relational database query languages
2. Software and its engineering
  1. Software organization and properties
    1. Software system structures
      1. Distributed systems organizing principles

Index terms have been assigned to the content through auto-classification.

Recommendations

Evaluation of Rodinia Codes on Intel Xeon Phi
ISMS '13: Proceedings of the 2013 4th International Conference on Intelligent Systems, Modelling and Simulation

High performance computing (HPC) is a niche area where various parallel benchmarks are constantly used to explore and evaluate the performance of Heterogeneous computing systems on the horizon. The Rodinia benchmark suite, a collection of parallel ...
STAC-A2 on intel architecture: from scalar code to heterogeneous application
WHPCF '14: Proceedings of the 7th Workshop on High Performance Computational Finance

STAC-A2^™ is compute and memory intensive industry benchmark in the field of market risk analysis. The benchmark specifications were created by the Securities Technology Analysis Center (aka STAC®) and are based on inputs collected from the leading ...
STAC-A2 on Intel architecture: evolving from scalar code to heterogeneous applications

STAC-A2TM is a compute and memory intensive industry benchmark in the field of market risk analysis. The benchmark specifications were created by the Securities Technology Analysis Center STAC®, and are based on the inputs collected from the leading ...

Comments

Information & Contributors

Information

Published In

Computer Volume 17, Issue 8

August 1984

136 pages

ISSN:0018-9162

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 August 1984

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 11 Aug 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Kwon ADhawan USmith JKnight TDeHon ASadeghi AGligor VYung M(2013)Low-fat pointersProceedings of the 2013 ACM SIGSAC conference on Computer & communications security10.1145/2508859.2516713(721-732)Online publication date: 4-Nov-2013
https://dl.acm.org/doi/10.1145/2508859.2516713
DeHon AKarel BKnight TMalecha GMontagu BMorisset RMorrisett GPierce BPollack RRay SShivers OSmith JSullivan G(2011)Preliminary design of the SAFE platformProceedings of the 6th Workshop on Programming Languages and Operating Systems10.1145/2039239.2039245(1-5)Online publication date: 23-Oct-2011
https://dl.acm.org/doi/10.1145/2039239.2039245
Nelson V(1990)Fault-Tolerant ComputingComputer10.1109/2.5684923:7(19-25)Online publication date: 1-Jul-1990
https://dl.acm.org/doi/10.1109/2.56849
Ramamoorthy CMa Y(1986)Optimal Reconfiguration Strategies for Reconfigurable Computer Systems with no RepairIEEE Transactions on Computers10.1109/TC.1986.167675135:3(278-280)Online publication date: 1-Mar-1986
https://dl.acm.org/doi/10.1109/TC.1986.1676751

Abstract

Cited By

Index Terms

Recommendations

Evaluation of Rodinia Codes on Intel Xeon Phi

STAC-A2 on intel architecture: from scalar code to heterogeneous application

STAC-A2 on Intel architecture: evolving from scalar code to heterogeneous applications

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations