research-article

Proteus: An ASIC Flow for GHz Asynchronous Designs

Authors:

Peter A. Beerel,

Georgios D. Dimou,

Andrew M. LinesAuthors Info & Claims

IEEE Design & Test, Volume 28, Issue 5

Pages 36 - 51

https://doi.org/10.1109/MDT.2011.114

Published: 01 September 2011 Publication History

Abstract

Editors' note:The high-performance benefits of asynchronous design have hitherto been obtained only using full-custom design. This article presents an industrial-strength asynchronous ASIC CAD flow that enables the automatic synthesis and physical design of high-level specifications into GHz silicon, greatly reducing design time and enabling far wider use of asynchronous technology.—Montek Singh (UNC Chapel Hill) and Luciano Lavagno (Politecnico di Torino)

Cited By

View all

Yang YHe JManohar RXie Y(2020)DaliProceedings of the 39th International Conference on Computer-Aided Design10.1145/3400302.3415689(1-9)Online publication date: 2-Nov-2020
https://dl.acm.org/doi/10.1145/3400302.3415689
Shih CShih CJiang J(2017)Closing the Accuracy Gap of Static Performance Analysis of Asynchronous CircuitsProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062211(1-6)Online publication date: 18-Jun-2017
https://dl.acm.org/doi/10.1145/3061639.3062211
Saifhashemi AHuang HBeerel P(2017)ReconditioningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.257184036:2(265-278)Online publication date: 1-Feb-2017
https://dl.acm.org/doi/10.1109/TCAD.2016.2571840
Show More Cited By

Index Terms

Proteus: An ASIC Flow for GHz Asynchronous Designs
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
  2. Emerging technologies
2. Networks
  1. Network performance evaluation

Recommendations

Guest Editors' Introduction: Asynchronous Design Is Here to Stay (and Is More Mainstream Than You Thought)

Asynchronous or clockless design is poised to play a key role in alleviating fundamental challenges of current and future microelectronic circuits and systems. Asynchronous design abandons clocking in favor of handshaking, thereby enhancing design ...
A VHDL-based design methodology for asynchronous circuits

The asynchronous circuit style is based on micropipelines, a style used to develop asynchronous microprocessors at Manchester University. This paper has presented some engineering work on developing a micropipeline blocksorter. The work presented in ...
Asynchronous FUD

The one problem yet to be adequately solved in the growing asynchronous community is the synchronous design industry momentum, which has proven hard to redirect to include asynchronous options. This column examines some of the reasons why.

Comments

Information & Contributors

Information

Published In

IEEE Design & Test Volume 28, Issue 5

September 2011

114 pages

ISSN:0740-7475

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 September 2011

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Yang YHe JManohar RXie Y(2020)DaliProceedings of the 39th International Conference on Computer-Aided Design10.1145/3400302.3415689(1-9)Online publication date: 2-Nov-2020
https://dl.acm.org/doi/10.1145/3400302.3415689
Shih CShih CJiang J(2017)Closing the Accuracy Gap of Static Performance Analysis of Asynchronous CircuitsProceedings of the 54th Annual Design Automation Conference 201710.1145/3061639.3062211(1-6)Online publication date: 18-Jun-2017
https://dl.acm.org/doi/10.1145/3061639.3062211
Saifhashemi AHuang HBeerel P(2017)ReconditioningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.257184036:2(265-278)Online publication date: 1-Feb-2017
https://dl.acm.org/doi/10.1109/TCAD.2016.2571840
Wu GChu CFanucci LTeich J(2016)Simultaneous slack matching, gate sizing and repeater insertion for asynchronous circuitsProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2972051(1042-1047)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2972051
Liu NChong KHo WGwee BChang JFanucci LTeich J(2016)Low normalized energy derivation asynchronous circuit synthesis flow through fork-join slack matching for cryptographic applicationsProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2972004(850-853)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2972004
Lee WVij VStevens K(2016)Timing Path-Driven Cycle Cutting for Sequential ControllersACM Transactions on Design Automation of Electronic Systems10.1145/289347321:4(1-25)Online publication date: 22-Jun-2016
https://dl.acm.org/doi/10.1145/2893473
Wu GChu C(2016)Detailed Placement Algorithm for VLSI Design With Double-Row Height Standard CellsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.251114135:9(1569-1573)Online publication date: 1-Sep-2016
https://dl.acm.org/doi/10.1109/TCAD.2015.2511141
Saifhashemi AHuang HBhalerao PBeerel PNebel WAtienza D(2015)Logical equivalence checking of asynchronous circuits using commercial toolsProceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition10.5555/2755753.2757173(1563-1566)Online publication date: 9-Mar-2015
https://dl.acm.org/doi/10.5555/2755753.2757173
Bertozzi DDimitrakopoulos GFlich JSonntag S(2015)The fast evolving landscape of on-chip communicationDesign Automation for Embedded Systems10.1007/s10617-014-9137-619:1-2(59-76)Online publication date: 1-Mar-2015
https://dl.acm.org/doi/10.1007/s10617-014-9137-6
Wu GLin THuang HChu CBeerel PChang Y(2014)Asynchronous circuit placement by lagrangian relaxationProceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design10.5555/2691365.2691496(641-646)Online publication date: 3-Nov-2014
https://dl.acm.org/doi/10.5555/2691365.2691496
Show More Cited By

View Options

View options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

Cited By

Index Terms

Recommendations

Guest Editors' Introduction: Asynchronous Design Is Here to Stay (and Is More Mainstream Than You Thought)

A VHDL-based design methodology for asynchronous circuits

Asynchronous FUD

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations