Cited By
View all- Fujiwara EMatsuoka K(1987)A self-checking generalized prediction checker and its use for built-in testingIEEE Transactions on Computers10.1109/TC.1987.500945136:1(86-93)Online publication date: 1-Jan-1987
A Self-Testing Group-Parity Prediction Checker and Its Use for Built-In Testing
Authors: 
E. Fujiwara, N. Mutoh, K. MatsuokaAuthors Info & Claims
E. Fujiwara, N. Mutoh, K. MatsuokaAuthors Info & ClaimsPages 578 - 583
Abstract
This correspondence demonstrates a new kind of error-checking scheme for multioutput combinational circuits and its use for a built-in testing method. In the error-checking logic employed, the output from the circuits being checked is partitioned into several groups. The predicted group parity is compared to that produced from the output in each group. This checking circuit, called a group-parity prediction (GPP) checker, can be implemented systematically. To ensure that the GPP checker is self-testing, several conditions are required. The self-testing GPP checkers are implemented for some concrete examples of multioutput combinational circuits. With respect to these examples, the self-testing GPP checker shows 87-100 percent error detection ability, and 91-100 percent fault coverage for single stuck faults. Using this self-testing GPP checker, a self-verification testing method, which takes advantage of the automatic fault-detection capability of a checker, is shown to be applicable to testing combinational circuits.
References
[1]
F. F. Sellers, Jr., M. Y. Hsiao, and L. W. Bearnson, Error Detecting Logic for Digital Computers. New York: McGraw-Hill, 1968.
[2]
J. Wakerly, Error Detecting Codes, Self-Checking Circuit, and Applications. New York: North-Holland, 1978, ch. 3.
[3]
E. Fujiwara, "A self-testing group-parity prediction checker and its use for built-in testing," in Proc. 13th Fault-Tolerant Computing Symp., pp. 146-153, 1983.
[4]
D. C. Bossen and M. Y. Hsiao, "Model for transient and permanent error-detection and fault-isolation coverage," IBM J. Res. Develop., vol. 26, pp. 67-77, Jan. 1982.
[5]
R. M. Sedmak, "Design for self-verification: An approach for dealing with testability problems in VLSI-based designs," in Proc. IEEE Test Conf., 1979, pp. 112-120.
[6]
R. M. Sedmak, "Implementation techniques for self-verification," in Proc. IEEE Test Conf., 1980, pp. 267-278.
[7]
T. W. Williams and K. P. Parker, "Design for testability-A survey," IEEE Trans. Comput., vol. C-31, pp. 2-15, Jan. 1982.
[8]
B. Könemann, J. Mucha, and G. Zwiehoff, "Built-in logic block observation techniques," in Proc. IEEE Test Conf., 1979, pp. 37-41.
[9]
D. C. Ko and M. A. Breuer, "Self-checking of multi-output combinational circuits using extended-parity techniques," J. Design Automat. Fault-Tolerant Computing, vol. 2, pp. 29-62, Jan. 1978.
[10]
B. Khodadad-Mostashiry, "Parity prediction in combinational circuits," in Proc. 9th Fault Tolerant Computing Symp., 1979, pp. 185-188.
[11]
J. Khakbaz, "Self-testing embedded parity trees," in Proc. 12th Fault Tolerant Computing Symp., 1982, pp. 109-116.
[12]
D. A. Anderson and G. Metze, "Design of totally self-checking check circuits for m-out-of-n codes," IEEE Trans. Comput., vol. C-22, pp. 263-269, Mar. 1973.
[13]
M.A. Marouf and A. D. Friedman, "Design of self-checking checkers for Berger codes," in Proc. 8th Fault-Tolerant Computing Symp., 1978, pp. 179-184.
[14]
W. C. Carter, K. A. Duke, and D. C. Jessep, "A simple self-testing decoder checking circuit," IEEE Trans. Comput., vol. C-20, pp. 1413-1414, Nov. 1971.
[15]
D. E. Muller, "Application of Boolean algebra to switching circuit design and to error detection," IRE Trans. Electron. Comput., vol. EC-3, pp. 6-12, Sept. 1954.
[16]
W. C. Carter and P. R. Schneider, "Design of dynamically checked computers," in Proc. IFIPS 68, Amsterdam, 1969, pp. 878-883.
[17]
E. J. McCluskey, "Verification testing," in Proc. 19th Design Automat. Conf., 1982, pp. 495-500.
[18]
J. Khakbaz and E. J. McCluskey, "Self-testing embedded code checkers," in IEEE Spring COMPCON, Feb. 1983, pp. 452-457.
[19]
The Bipolar Digital Integrated Circuits Data Book. Texas Instruments, 1981.
[20]
J. L. A. Hughes, E. J. McCluskey, and D. J. Lu, "Design of totally selfchecking comparators with an arbitrary number of inputs," in Proc. 13th Fault-Tolerant Computing Symp., 1983, pp. 169-172.
- A Self-Testing Group-Parity Prediction Checker and Its Use for Built-In Testing
Recommendations
A self-checking generalized prediction checker and its use for built-in testing
This paper presents a new design for a self-checking checker for nonencoded multiinput combinational circuits. A built-in testing method is also stressed. The proposed checker, called a generalized prediction checker (GPC), has an extended and ...
Optimal Self-Testing Embedded Parity Checkers
This paper presents a new simple and straightforward method for designing Self-Testing Embedded (STE) parity checkers. The building block is the two-input XOR gate. During normal, fault-free operation, each XOR gate receives all possible input vectors. ...
A Self-Testing Nonincreasing Order Checker
In this paper, we design a new class of self-testing checkers, self-testing nonincreasing order checkers, for the first time. The self-testing nonincreasing order checker is a critical component to design concurrent checking VLSI sorters because it is ...
Comments
Information & Contributors
Information
Published In
Copyright © 1984.
Publisher
IEEE Computer Society
United States
Publication History
Published: 01 June 1984
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 12 Nov 2024
Other Metrics
Citations
Cited By
View all- Fujiwara EMatsuoka K(1987)A self-checking generalized prediction checker and its use for built-in testingIEEE Transactions on Computers10.1109/TC.1987.500945136:1(86-93)Online publication date: 1-Jan-1987