research-article

The European Logarithmic Microprocesor

Authors:

John N. Coleman,

Christopher I. Softley,

Z. Pohl,

Nico F. BenschopAuthors Info & Claims

IEEE Transactions on Computers, Volume 57, Issue 4

Pages 532 - 546

https://doi.org/10.1109/TC.2007.70791

Published: 01 April 2008 Publication History

Publisher Site

Abstract

In 2000 we described a proposal for a logarithmic arithmetic unit, which we suggested would offer a faster, more accurate alternative to floating-point procedures. Would it in fact do so, and could it feasibly be integrated into a microprocessor so that the intended benefits might be realised? Herein we describe the European Logarithmic Microprocessor, a device designed around that unit, and compare its performance with that of a commercial superscalar pipelined floating-point processor. We conclude that the experiment has been successful; that for 32-bit work logarithmic arithmetic may now be the technique of choice.

Cited By

View all

Jahanshahi SMolahosseini AZarandi A(2022)uLog: a software-based approximate logarithmic number system for computations on SIMD processorsThe Journal of Supercomputing10.1007/s11227-022-04713-y79:2(1750-1783)Online publication date: 2-Aug-2022
https://dl.acm.org/doi/10.1007/s11227-022-04713-y
Alam SGarland JGregg D(2021)Low-precision Logarithmic Number SystemsACM Transactions on Architecture and Code Optimization10.1145/346169918:4(1-25)Online publication date: 17-Jul-2021
https://dl.acm.org/doi/10.1145/3461699
Alam SGregg DXue JJung C(2020)Beyond Base-2 Logarithmic Number Systems (WiP Paper)The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3372799.3394368(141-145)Online publication date: 16-Jun-2020
https://dl.acm.org/doi/10.1145/3372799.3394368
Show More Cited By

Index Terms

The European Logarithmic Microprocesor
1. Applied computing
  1. Computers in other domains
    1. Personal computers and PC applications
      1. Microcomputers
2. Hardware
  1. Integrated circuits
    1. Logic circuits
      1. Arithmetic and datapath circuits

Recommendations

Decimal Floating-Point Multiplication

Decimal multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting. This paper presents the design of two decimal floating-point multipliers: one ...
Hardware Designs for Decimal Floating-Point Addition and Related Operations

Decimal arithmetic is often used in commercial, financial, and Internet-based applications. Due to the growing importance of decimal floating-point (DFP) arithmetic, the IEEE 754 Draft Standard for Floating-Point Arithmetic (IEEE P754) includes ...
Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support

The demand for improved SIMD floating-point performance on general-purpose x86-compatible microprocessors is rising. At the same time, there is a conflicting demand in the low-power computing market for a reduction in power consumption. Along with this, ...

Comments

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computers

IEEE Transactions on Computers Volume 57, Issue 4

April 2008

144 pages

ISSN:0018-9340

Issue’s Table of Contents

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 April 2008

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Jahanshahi SMolahosseini AZarandi A(2022)uLog: a software-based approximate logarithmic number system for computations on SIMD processorsThe Journal of Supercomputing10.1007/s11227-022-04713-y79:2(1750-1783)Online publication date: 2-Aug-2022
https://dl.acm.org/doi/10.1007/s11227-022-04713-y
Alam SGarland JGregg D(2021)Low-precision Logarithmic Number SystemsACM Transactions on Architecture and Code Optimization10.1145/346169918:4(1-25)Online publication date: 17-Jul-2021
https://dl.acm.org/doi/10.1145/3461699
Alam SGregg DXue JJung C(2020)Beyond Base-2 Logarithmic Number Systems (WiP Paper)The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems10.1145/3372799.3394368(141-145)Online publication date: 16-Jun-2020
https://dl.acm.org/doi/10.1145/3372799.3394368
Popoff YScheidegger FSchaffner MGautschi MGürkaynak FBenini LFanucci LTeich J(2016)High-efficiency logarithmic number unit design based on an improved cotransformation schemeProceedings of the 2016 Conference on Design, Automation & Test in Europe10.5555/2971808.2972130(1387-1392)Online publication date: 14-Mar-2016
https://dl.acm.org/doi/10.5555/2971808.2972130
Coleman JChe Ismail R(2016)LNS with Co-Transformation Competes with Floating-PointIEEE Transactions on Computers10.1109/TC.2015.240905965:1(136-146)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1109/TC.2015.2409059
Arnold MCollange C(2014)Options for Denormal Representation in Logarithmic ArithmeticJournal of Signal Processing Systems10.1007/s11265-014-0874-377:1-2(207-220)Online publication date: 1-Oct-2014
https://dl.acm.org/doi/10.1007/s11265-014-0874-3
Azarmehr MMuscedere R(2011)A RISC architecture for 2DLNS-based signal processingInternational Journal of High Performance Systems Architecture10.1504/IJHPSA.2011.0404673:2/3(149-156)Online publication date: 1-May-2011
https://dl.acm.org/doi/10.1504/IJHPSA.2011.040467
Tichy MSchier JGregg D(2010)GSFAP adaptive filtering using log arithmetic for resource-constrained embedded systemsACM Transactions on Embedded Computing Systems10.1145/1698772.16987879:3(1-31)Online publication date: 5-Mar-2010
https://dl.acm.org/doi/10.1145/1698772.1698787
Vouzis PCollange CArnold M(2010)A Novel Cotransformation for LNS SubtractionJournal of Signal Processing Systems10.1007/s11265-008-0282-758:1Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1007/s11265-008-0282-7

Abstract

Cited By

Index Terms

Recommendations

Decimal Floating-Point Multiplication

Hardware Designs for Decimal Floating-Point Addition and Related Operations

Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations