research-article

Energy Efficiency Enhancement of SCM-Based Systems: Write-Friendly Coding

Authors:

Yuan-Hao Chang,

Tei-Wei KuoAuthors Info & Claims

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 42, Issue 5

Pages 1425 - 1437

https://doi.org/10.1109/TCAD.2022.3204231

Published: 01 May 2023 Publication History

Abstract

With the advent of the Internet of Things (IoT), more and more wearable devices have been developed and integrated into our daily lives. Energy efficiency is critical for these devices because they are typically run on energy-constrained resources like batteries or energy harvesters. The storage-class memory (SCM) technologies and data compression techniques could improve their energy efficiency via reducing data movements and squeezing the data size, respectively, where data compression is especially important for IoT and embedded systems to reduce the volume of data for the space-constrained memory/storage devices. Nevertheless, both of them cannot be aware of their inherent characteristics for further minimization of energy consumption. To this end, a write-friendly coding scheme is proposed in this work that jointly manages both techniques to yield energy-efficient SCM-based systems. Moreover, a novel design of ignorable bits is presented to partially skip write operations after completing data compression without sacrificing data accuracy. We evaluate the proposed scheme via a series of intensive experiments, the experimental results of which indicate that the proposed coding scheme reduces energy consumption by up to 45% under the investigated benchmarks.

References

[1]

Y.-S. Chen, C.-F. Wu, Y.-H. Chang, and T.-W. Kuo, “A write-friendly arithmetic coding scheme for achieving energy-efficient non-volatile memory systems,” in Proc. 26th Asia South Pac. Design Autom. Conf., 2021, pp. 633–638.

[2]

C.-F. Wu, M.-C. Yang, Y.-H. Chang, and T.-W. Kuo, “Hot-spot suppression for resource-constrained image recognition devices with nonvolatile memory,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 37, no. 11, pp. 2567–2577, Nov. 2018.

[3]

R. F. Freitas and W. W. Wilcke, “Storage-class memory: The next storage system technology,” IBM J. Res. Develop., vol. 52, nos. 4–5, pp. 439–447, Jul. 2008.

Digital Library

[4]

J. Boukhobza, S. Rubini, R. Chen, and Z. Shao, “Emerging NVM: A survey on architectural integration and research challenges,” ACM Trans. Design Autom. Electron. Syst., vol. 23, no. 2, pp. 1–32, 2018.

Digital Library

[5]

H. Zhang, W. Kang, K. Cao, B. Wu, Y. Zhang, and W. Zhao, “Spintronic processing unit in spin transfer torque magnetic random access memory,” IEEE Trans. Electron Devices, vol. 66, no. 4, pp. 2017–2022, Apr. 2019.

[6]

D. Zhuet al., “Skyrmion racetrack memory with random information update/deletion/insertion,” IEEE Trans. Electron Devices, vol. 65, no. 1, pp. 87–95, Jan. 2018.

[7]

Y.-W. Kang, C.-F. Wu, Y.-H. Chang, T.-W. Kuo, and S.-Y. Ho, “On minimizing analog variation errors to resolve the scalability issue of reram-based crossbar accelerators,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 39, no. 11, pp. 3856–3867, Nov. 2020.

[8]

H.-Y. Chenget al., “Future computing platform design: A cross-layer design approach,” in Proc. Design Autom. Test Europe Conf. Exhibit. (DATE), 2021, pp. 312–317.

[9]

M. Le Gallo and A. Sebastian, “An overview of phase-change memory device physics,” J. Phys. D Appl. Phys., vol. 53, no. 21, 2020, Art. no.

[10]

Y. Zhang, X. Wang, Y. Li, A. K. Jones, and Y. Chen, “Asymmetry of MTJ switching and its implication to STT-RAM designs,” in Proc. Design Autom. Test Europe Conf. Exhibit. (DATE), 2012, pp. 1313–1318.

[11]

S. Cho and H. Lee, “Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance,” in Proc. 42nd Annu. IEEE/ACM Int. Symp. Microarchitect., 2009, pp. 347–357.

[12]

M. K. Qureshi, M. M. Franceschini, A. Jagmohan, and L. A. Lastras, “PreSET: Improving performance of phase change memories by exploiting asymmetry in write times,” ACM SIGARCH Comput. Archit. News, vol. 40, no. 3, pp. 380–391, 2012.

Digital Library

[13]

J. Yue and Y. Zhu, “Accelerating write by exploiting PCM asymmetries,” in Proc. IEEE 19th Int. Symp. High Perform. Comput. Architect. (HPCA), 2013, pp. 282–293.

[14]

N. Ahmed, T. Natarajan, and K. R. Rao, “Discrete cosine transform,” IEEE Trans. Comput., vol. C-23, no. 1, pp. 90–93, Jan. 1974.

Digital Library

[15]

D. A. Huffman, “A method for the construction of minimum-redundancy codes,” Proc. IRE, vol. 40, no. 9, pp. 1098–1101, Sep. 1952.

[16]

A. Shahbahrami, R. Bahrampour, M. S. Rostami, and M. A. Mobarhan, “Evaluation of Huffman and arithmetic algorithms for multimedia compression standards,” 2011, arXiv:1109.0216.

[17]

I. H. Witten, R. M. Neal, and J. G. Cleary, “Arithmetic coding for data compression,” Commun. ACM, vol. 30, no. 6, pp. 520–540, 1987.

Digital Library

[18]

M. Rabbani, “JPEG2000: Image compression fundamentals, standards and practice,” J. Electron. Imag., vol. 11, no. 2, p. 286, 2002.

[19]

D. Marpe, H. Schwarz, and T. Wiegand, “Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 620–636, Jul. 2003.

Digital Library

[20]

G. J. Sullivan, J.-R. Ohm, W.-J. Han, and T. Wiegand, “Overview of the high efficiency video coding HEVC standard,” IEEE Trans. Circuits Syst. Video Technol., vol. 22, no. 12, pp. 1649–1668, Dec. 2012.

Digital Library

[21]

C.-F. Wu, Y.-H. Chang, M.-C. Yang, and T.-W. Kuo, “Joint management of CPU and NVDIMM for breaking down the great memory wall,” IEEE Trans. Comput., vol. 69, no. 5, pp. 722–733, May 2020.

[22]

Y. T. Ho, C.-F. Wu, M.-C. Yang, T.-Y. Chen, and Y.-H. Chang, “Replanting your forest: NVM-friendly bagging strategy for random forest,” in Proc. IEEE Non-Volatile Memory Syst. Appl. Symp. (NVMSA), 2019, pp. 1–6.

[23]

S. W. Fong, C. M. Neumann, and H.-S. P. Wong, “Phase-change memory—Towards a storage-class memory,” IEEE Trans. Electron Devices, vol. 64, no. 11, pp. 4374–4385, Nov. 2017.

[24]

T. Kim and S. Lee, “Evolution of phase-change memory for the storage-class memory and beyond,” IEEE Trans. Electron Devices, vol. 67, no. 4, pp. 1394–1406, Apr. 2020.

[25]

Y.-S. Chen, Y.-H. Chang, and T.-W. Kuo, “Drift-tolerant coding to enhance the energy efficiency of multi-level-cell phase-change memory,” in Proc. ACM/IEEE Int. Symp. Low Power Electron. Design, 2022, pp. 1–6.

[26]

Dharamjeet, Y.-S. Chen, T.-Y. Chen, Y.-H. Kuan, and Y.-H. Chang, “LLSM: A lifetime-aware wear-Leveling for LSM-tree on NAND flash memory,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., early access, Aug. 9, 2022. 10.1109/TCAD.2022.3197542.

Digital Library

[27]

M. Han, Y. Han, S. W. Kim, H. Lee, and I. Park, “Content-aware bit shuffling for maximizing PCM endurance,” ACM Trans. Design Autom. Electron. Syst., vol. 22, no. 3, pp. 1–26, 2017.

Digital Library

[28]

S. Wiedemannet al., “DeepCABAC: Context-adaptive binary arithmetic coding for deep neural network compression,” 2019, arXiv:1905.08318.

[29]

W. Kahan, “IEEE standard 754 for binary floating-point arithmetic,” Elect. Eng. Comput. Sci., Univ. California, Berkeley, CA, USA, Lecture Notes Status of IEEE 754, 1996.

[30]

C.-K. Penget al., “Exaggerated heart rate oscillations during two meditation techniques,” Int. J. Cardiol., vol. 70, no. 2, pp. 101–107, 1999.

[31]

M. Mahoney, “Large text compression benchmark,” 2011. [Online]. Available: https://mattmahoney.net/dc/text.html

[32]

J. Y. Kim, S. Hauck, and D. Burger, “A scalable multi-engine Xpress9 compressor with asynchronous data transfer,” in Proc. IEEE 22nd Annu. Int. Symp. Field-Program. Custom Comput. Mach., 2014, pp. 161–164.

[33]

J. Fowers, J.-Y. Kim, D. Burger, and S. Hauck, “A scalable high-bandwidth architecture for lossless compression on FPGAs,” in Proc. IEEE 23rd Annu. Int. Symp. Field-Program. Custom Comput. Mach., 2015, pp. 52–59.

[34]

E. A. Sitaridi, R. Mueller, T. Kaldewey, G. M. Lohman, and K. A. Ross, “Massively-parallel lossless data decompression,” in Proc. 45th Int. Conf. Parallel Process. (ICPP), 2016, pp. 242–247.

[35]

B. Li, S. Shan, Y. Hu, and X. Li, “Partial-SET: Write speedup of PCM main memory,” in Proc. Design Autom. Test Europe Conf. Exhibit. (DATE), 2014, pp. 1–4.

[36]

W.-C. Wang, Y.-H. Chang, T.-W. Kuo, C.-C. Ho, Y.-M. Chang, and H.-S. Chang, “Achieving lossless accuracy with lossy programming for efficient neural-network training on NVM-based systems,” ACM Trans. Embedded Comput. Syst., vol. 18, no. 5s, pp. 1–22, 2019.

Digital Library

[37]

B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, “Architecting phase change memory as a scalable DRAM alternative,” in Proc. 36th Annu. Int. Symp. Comput. Architect., 2009, pp. 2–13.

[38]

K. Kim and S. J. Ahn, “Reliability investigations for manufacturable high density PRAM,” in Proc. 43rd Annu. IEEE Int. Rel. Phys. Symp., 2005, pp. 157–162.

[39]

K. Silverman, “Ken Silverman’s utility page.” 2013. [Online]. Available: https://advsys.net/ken/utils.htm

[40]

X. Zhang, L. Jang, Y. Zhang, C. Zhang, and J. Yang, “WoM-SET: Low power proactive-SET-based PCM write using WoM code,” in Proc. Int. Symp. Low Power Electron. Design (ISLPED), 2013, pp. 217–222.

[41]

J. Li and K. Mohanram, “Write-once-memory-code phase change memory,” in Proc. Design Autom. Test Europe Conf. Exhibit. (DATE), 2014, pp. 1–6.

[42]

D. B. Dgien, P. M. Palangappa, N. A. Hunter, J. Li, and K. Mohanram, “Compression architecture for bit-write reduction in non-volatile memory technologies,” in Proc. IEEE/ACM Int. Symp. Nanoscale Archit. (NANOARCH), 2014, pp. 51–56.

[43]

J. Chen, R. C. Chiang, H. H. Huang, and G. Venkataramani, “Energy-aware writes to non-volatile main memory,” ACM SIGOPS Operat. Syst. Rev., vol. 45, no. 3, pp. 48–52, 2012.

Digital Library

Cited By

Chen YChang YKuo T(2023)DTC: A Drift-Tolerant Coding to Improve the Performance and Energy Efficiency of -Level-Cell Phase-Change MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.324156342:10(3185-3195)Online publication date: 1-Oct-2023
https://dl.acm.org/doi/10.1109/TCAD.2023.3241563

Recommendations

A Write-friendly Arithmetic Coding Scheme for Achieving Energy-Efficient Non-Volatile Memory Systems
ASPDAC '21: Proceedings of the 26th Asia and South Pacific Design Automation Conference

In the era of the Internet of Things (IoT), wearable IoT devices become popular and closely related to our life. Most of these devices are based on the embedded systems that have to operate on limited energy resources, such as batteries or energy ...
Multi-view video coding based on high efficiency video coding
PSIVT'11: Proceedings of the 5th Pacific Rim conference on Advances in Image and Video Technology - Volume Part II

Multiview video coding is one of the key techniques to realize the 3D video system. MPEG started a standardization activity on 3DVC (3D video coding) in 2007. 3DVC is based on multiview video coding. MPEG finalized the standard for multiview video coding ...
Energy Efficiency: Optimal Transmission Range with Topology Management in Rectangular Ad-hoc Wireless Networks
AINA '09: Proceedings of the 2009 International Conference on Advanced Information Networking and Applications

Nodes in energy-efficient ad-hoc wireless networks can benefit more of new ad-hoc services, as well as, can support better new emerging ad-hoc applications. In this paper, we introduce an approach to achieve the energy efficiency based on both optimal ...

Comments

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Volume 42, Issue 5

May 2023

352 pages

ISSN:0278-0070

Issue’s Table of Contents

1937-4151 © 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Publisher

IEEE Press

Publication History

Published: 01 May 2023

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Chen YChang YKuo T(2023)DTC: A Drift-Tolerant Coding to Improve the Performance and Energy Efficiency of -Level-Cell Phase-Change MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.324156342:10(3185-3195)Online publication date: 1-Oct-2023
https://dl.acm.org/doi/10.1109/TCAD.2023.3241563

View Options

View options

Media

Figures

Other

Tables

View Issue’s Table of Contents