Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/1275633.1275638acmconferencesArticle/Chapter ViewAbstractPublication PagesiscaConference Proceedingsconference-collections
Article
Free access

Animations of important concepts in parallel computer architecture

Published: 09 June 2007 Publication History

Abstract

Resources for teaching parallel computer architecture--specifically, cache coherence and memory consistency--are increasing in importance. Through instructor-created templates, followed by peer-reviewed student work, we have produced a set of animations that can be used for classroom presentation or self-study. These animations cover bus-based coherence protocols, such as MSI, MOESI, and Dragon; and network-based protocols, such as the full bit-vector scheme and a simplified version of SCI. Some animations illustrate the operation of a particular protocol, while others compare protocols against each other. Other animations cover memory-consistency models, such as sequential consistency, processor consistency, weak ordering, and release consistency.

References

[1]
Edward F. Gehringer, "Building resources for teaching computer architecture through electronic peer review," Workshop on Computer Architecture Education, 29th International Symposium on Computer Architecture, San Diego, CA, June 8, 2003.
[2]
Edward F. Gehringer, Luke M. Ehresman, and Dale J. Skrien, "Expertiza: Students Helping to Write an OOD Text", OOPSLA 2006 Educators' Symposium, Portland, OR, October 23, 2006.
[3]
Edward F. Gehringer, Luke M. Ehresman, Susan G. Conger, and Prasad A. Wagle, "Reusable learning objects through peer review: The Expertiza approach," Innovate--Journal of Online Education 3:6 (August/September 2007), to appear.
[4]
David E. Culler, Jaswinder Pal Singh, with Anoop Gupta, Parallel Computer Architecture: A Hardware/Software Approach, © 1999 Morgan-Kauffman, ISBN 1-55860-343-3.
[5]
Tanenbaum, Andrew S., Distributed Operating Systems, Prentice-Hall, 1995.

Cited By

View all
  • (2015)An extensible simulator for bus- and directory-based cache coherenceProceedings of the Workshop on Computer Architecture Education10.1145/2795122.2795124(1-7)Online publication date: 13-Jun-2015

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
WCAE '07: Proceedings of the 2007 workshop on Computer architecture education
June 2007
76 pages
ISBN:9781595937971
DOI:10.1145/1275633
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 09 June 2007

Permissions

Request permissions for this article.

Check for updates

Qualifiers

  • Article

Acceptance Rates

Overall Acceptance Rate 9 of 10 submissions, 90%

Upcoming Conference

ISCA '25

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)57
  • Downloads (Last 6 weeks)12
Reflects downloads up to 08 Feb 2025

Other Metrics

Citations

Cited By

View all
  • (2015)An extensible simulator for bus- and directory-based cache coherenceProceedings of the Workshop on Computer Architecture Education10.1145/2795122.2795124(1-7)Online publication date: 13-Jun-2015

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media