Article

Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels

Authors:

Chen-Ling Chou,

Radu MarculescuAuthors Info & Claims

CODES+ISSS '07: Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis

Pages 161 - 166

https://doi.org/10.1145/1289816.1289857

Published: 30 September 2007 Publication History

Abstract

In this paper, we propose an efficient technique for run-time application mapping onto Network-on-Chip (NoC) platforms with multiple voltage levels. Our technique consists of a region selection algorithm and a heuristic for run-time application mapping which minimizes the communication energy consumption, while still providing the required performance guarantees. The proposed technique allows for new applications to be easily added to the system platform with minimal inter-processor communication overhead. Moreover, our approach scales very well for large designs. Finally, the experimental results show as much as 50% communication energy savings compared to arbitrary mapping solutions.

References

[1]

W. J. Dally, B Towles,"Route packets, not wires: on-chip interconnection networks," Proc. DAC, Las Vegas, NV, June 2001.

Digital Library

[2]

J. Hu, R. Marculescu," Energy- and performance-aware mapping for regular NoC architectures," IEEE Trans. on CAD, 24(4), Apr. 2005.

[3]

S. Murali, G. De Micheli, "Bandwidth-constrained mapping of cores onto NoC architectures," Proc. DATE, Paris, France, Feb. 2004.

Digital Library

[4]

L. T. Smit, et. al, "Run-time assignment of tasks to multiple heterogeneous processors," Progress 2004 Embedded Systems Symp., the Netherlands, Oct. 2004.

[5]

H. J. Broersma, et. al, "The computational complexity of the minimum weight processor assignment problem," Proc. Intl. Workshop on Graph-theoretic Concepts in Computer Science, Bonn, Germany, June 2004.

Digital Library

[6]

H. Wu, M. D. F. Wong, I-Min Liu, "Timing-constrained and voltage-island-aware voltage assignment," Proc. DAC, San Francisco, CA, July 2006.

Digital Library

[7]

T. T. Ye, L. Benini, G. De Micheli, "Analysis of power consumption on switch fabrics in network routers," Proc. DAC, New Orleans, LA, June 2002.

Digital Library

[8]

Task graphs for free (TGFF v3.0) Keith Vallerio, 2003. http://ziyang.ece.northwestern.edu/tgff/.

[9]

R. Dick, "Embedded system synthesis benchmarks suites (E3S)," http://www.ece.northwestern.edu/~dickrp/e3s.

[10]

H. Wang, X. Zhu, L. Peh, S. Malik, "Orion: a power-performance simulator for interconnection networks," Proc. Intl. Symp. on Microarchitecture (MICRO), Istanbul, Turkey, Nov. 2002.

Digital Library

[11]

A. M. Pastrnak, P. H. N. de With, S. Stuijk, J. van Meerbergen, "Parallel implementation of arbitrary-shaped MPEG-4 decoder for multiprocessor Systems," in Proc. Visual Comm. and Image Processing, San Jose, CA, Jan. 2006.

[12]

J.-M. Chang, M. Pedram, "Codex-dp: co-design of communicating systems using dynamic programming," IEEE Trans. on CAD, 19(7), July 2000.

Digital Library

[13]

V. Nollet, T. Marescaux, D. Verkest, "Operating-system controlled network on chip," Proc. DAC, San Diego, CA, June 2004.

Digital Library

[14]

P. Pop, P. Eles, T. Pop, Peng Zebo, "An approach to incremental design of distributed embedded systems," Proc. DAC, Las Vegas, NV, June 2001.

Digital Library

[15]

J. Kao, F. B. Prinz, "Optimal motion planning for deposition in layered manufacturing," Proc. Design Engineering Technical Conf., Atlanta, GA, Sept. 1998.

[16]

U. Y. Ogras, R. Marculescu, P. Choudhary, D. Marculescu, "Voltage-frequency island partitioning for GALS-based networks-on-chip," Proc. DAC, San Diego, CA, June 2007.

Digital Library

[17]

M. A. Bender, et. al, "Communication-aware processor allocation for supercomputers," Proc. Workshop on Algorithm and Data Structure, Waterloo, Canada, Aug. 2005.

Digital Library

[18]

S. Bertozzi, et. al, "Supporting task migration in multi-processor systems-on-chip: a feasibility study," Proc. DATE, Munich, Germany, March 2006.

Digital Library

[19]

C. Y. Lee, "An algorithm for path connection and its applications," IRE Trans. Electron Comput., vol. EC-10, pp. 346--365, Sept. 1961.

Cited By

Reza M(2024)High-performance application mapping in network-on-chip-based multicore systemsThe Journal of Supercomputing10.1007/s11227-024-06184-980:13(18573-18599)Online publication date: 18-May-2024
https://doi.org/10.1007/s11227-024-06184-9
Reza M(2023)Machine Learning Enabled Solutions for Design and Optimization Challenges in Networks-on-Chip based Multi/Many-Core ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/359147019:3(1-26)Online publication date: 30-Jun-2023
https://dl.acm.org/doi/10.1145/3591470
Hajiamini SBlanchard JLin DShirazi B(2023)A Case Study for Exploring the Impact of Optimized K - Means Algorithm on the Energy Efficiency of Multicore Systems2023 IEEE International Conference on High Performance Computing & Communications, Data Science & Systems, Smart City & Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys)10.1109/HPCC-DSS-SmartCity-DependSys60770.2023.00090(623-630)Online publication date: 17-Dec-2023
https://doi.org/10.1109/HPCC-DSS-SmartCity-DependSys60770.2023.00090
Show More Cited By

Index Terms

Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design

Recommendations

Power-aware run-time incremental mapping for 3-D networks-on-chip
NPC'11: Proceedings of the 8th IFIP international conference on Network and parallel computing

3-D Networks-on-Chip (NoCs) emerge as a powerful solution to address both the interconnection and design complexity problems facing future Systems-on-Chip (SoCs). Effective run-time application mapping on a 3-D NoC-based Multiprocessor Systems-on-Chip (...
Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs
DAC '06: Proceedings of the 43rd annual Design Automation Conference

NOC architectures have to deliver good latency-throughput performance in the face of very tight power and area budgets. However, the latency and the power consumption for transferring information down the transmitter stack, through the channel, and up ...
Photonic NoCs: System-Level Design Exploration

Network-on-chip is a key enabling technology to address the challenges of interconnecting the increasing number of cores in emerging chip multiprocessors. By leveraging recent advances in the CMOS integration of photonic devices and the unique ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES+ISSS '07: Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis

September 2007

284 pages

ISBN:9781595938244

DOI:10.1145/1289816

General Chairs:
Soonhoi Ha
Seoul National University, Korea
,
Kiyoung Choi
Seoul National University, Korea
,
Program Chairs:
Nikil Dutt
UC Irvine, USA
,
Jürgen Teich
University of Erlangen-Nuremberg, Germany

Copyright © 2007 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 30 September 2007

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ESWEEK07

Sponsor:

ESWEEK07: Third Embedded Systems Week

September 30 - October 3, 2007

Salzburg, Austria

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

53
Total Citations
View Citations
368
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Reza M(2024)High-performance application mapping in network-on-chip-based multicore systemsThe Journal of Supercomputing10.1007/s11227-024-06184-980:13(18573-18599)Online publication date: 18-May-2024
https://doi.org/10.1007/s11227-024-06184-9
Reza M(2023)Machine Learning Enabled Solutions for Design and Optimization Challenges in Networks-on-Chip based Multi/Many-Core ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/359147019:3(1-26)Online publication date: 30-Jun-2023
https://dl.acm.org/doi/10.1145/3591470
Hajiamini SBlanchard JLin DShirazi B(2023)A Case Study for Exploring the Impact of Optimized K - Means Algorithm on the Energy Efficiency of Multicore Systems2023 IEEE International Conference on High Performance Computing & Communications, Data Science & Systems, Smart City & Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys)10.1109/HPCC-DSS-SmartCity-DependSys60770.2023.00090(623-630)Online publication date: 17-Dec-2023
https://doi.org/10.1109/HPCC-DSS-SmartCity-DependSys60770.2023.00090
Reza MMcCloud Z(2023)Heuristics-Enabled High-Performance Application Mapping in Network-on-Chip based Multicore Systems2023 IEEE International Conference on Omni-layer Intelligent Systems (COINS)10.1109/COINS57856.2023.10189228(1-6)Online publication date: 23-Jul-2023
https://doi.org/10.1109/COINS57856.2023.10189228
Hajiamini SShirazi BDong H(2022)A Fast Heuristic for Improving the Energy Efficiency of Asymmetric VFI-Based Manycore SystemsIEEE Transactions on Sustainable Computing10.1109/TSUSC.2021.30927307:2(358-370)Online publication date: 1-Apr-2022
https://doi.org/10.1109/TSUSC.2021.3092730
Reza MZhao DBayoumi M(2021)Energy-efficient task-resource co-allocation and heterogeneous multi-core NoC design in dark silicon eraMicroprocessors & Microsystems10.1016/j.micpro.2021.10405586:COnline publication date: 1-Oct-2021
https://dl.acm.org/doi/10.1016/j.micpro.2021.104055
Reza MZhao DBayoumi M(2018)Power- Thermal Aware Balanced Task-Resource Co-Allocation in Heterogeneous Many CPU-GPU Cores NoC in Dark Silicon Era2018 31st IEEE International System-on-Chip Conference (SOCC)10.1109/SOCC.2018.8618557(260-265)Online publication date: Sep-2018
https://doi.org/10.1109/SOCC.2018.8618557
Hoveida MAghaaliakbari FBashizade RArjomand MSarbazi-Azad H(2017)Efficient Mapping of Applications for Future Chip-Multiprocessors in Dark Silicon EraACM Transactions on Design Automation of Electronic Systems10.1145/305520222:4(1-26)Online publication date: 15-Jun-2017
https://dl.acm.org/doi/10.1145/3055202
Jiang SZhou JLu ZHuang LWu CLuo GLi QSong G(2017) A fault-aware low-power-dissipation dynamic mapping algorithm based on NoC 1 2017 20th International Conference on Electrical Machines and Systems (ICEMS)10.1109/ICEMS.2017.8056042(1-5)Online publication date: Aug-2017
https://doi.org/10.1109/ICEMS.2017.8056042
Reza A(2017)Online multi-application mapping in photonic Network-on-Chip with mesh topologyOptical Switching and Networking10.1016/j.osn.2017.04.00225(100-108)Online publication date: Jul-2017
https://doi.org/10.1016/j.osn.2017.04.002
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents