Article

Free access

The expandable split window paradigm for exploiting fine-grain parallelsim

Authors:

Manoj Franklin,

Gurindar S. SohiAuthors Info & Claims

ISCA '92: Proceedings of the 19th annual international symposium on Computer architecture

Pages 58 - 67

https://doi.org/10.1145/139669.139703

Published: 01 April 1992 Publication History

Abstract

We propose a new processing paradigm, called the Expandable Split Window (ESW) paradigm, for exploiting fine-grain parallelism. This paradigm considers a window of instructions (possibly having dependencies) as a single unit, and exploits fine-grain parallelism by overlapping the execution of multiple windows. The basic idea is to connect multiple sequential processors, in a decoupled and decentralized manner, to achieve overall multiple issue. This processing paradigm shares a number of properties of the restricted dataflow machines, but was derived from the sequential von Neumann architecture. We also present an implementation of the Expandable Split Window execution model, and preliminary performance results.

References

[1]

A.V. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques, and Tools. Addison-Wesley Publishing Company, 1986.

Digital Library

[2]

T.M. Austin and G. S. Sohi, "Dynamic Dependency Analysis of Ordinary Programs," Proc. 19th Annual International Symposium on Computer Architecture, 1992.

Digital Library

[3]

M. Butler, T. Yeh, Y. Patt, M. Alsup, H. Scales, and M. Shebanow, "Single Instruction Stream Parallelism Is Greater than Two," Proc. 18th Annual International Symposium on Computer Architecture, pp. 276-286, 1991.

Digital Library

[4]

R.P. Colwell, R. P. Nix, J. J. O'Dormell, D. B. Papworth, and P. K. Rodman, "A VLIW Architecture for a Trace Scheduling Compiler," IEEE Transactions on Computers, vol. 37, pp. 967-979, August 1988.

Digital Library

[5]

D.E. Culler and Arvind, "Resource Requirements of Dataflow Programs," Proc. 15th Annual International Symposium on Computer Architecture, pp. 141-150, 1988.

Digital Library

[6]

J.S. Emer and R. P. Nix, "Personal Communication," June 1991.

[7]

C.N. Fischer and R. J. LeBlanc, Jr., Crafting A Compiler. Menlo Park, CA: The Benjamin/Cummings Publishing Company, Inc., 1988.

Digital Library

[8]

J.R. Goodman and P. J. Woest, "The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor," Proc. 15th Annual Symposium on Computer Architecture, pp. 422-43 I, June 1988.

Digital Library

[9]

R.A. Iannucci, "Toward a Dataflow / yon Neumann Hybrid Architecture," Proc. 15th Annual International Symposium on Computer Architecture, pp. 131-140, 1988.

Digital Library

[10]

N.P. Jouppi and D. W. Wall, "Available Instruction- Level Parallelism for Superscalar and Superpipelined Machines," Proc. ASPLOS III, pp. 272-282, 1989.

Digital Library

[11]

D.R. Kaeli and P. G. Emma, "Branch History Table Prediction of Moving Target Branches Due m Subroutine Returns," Proc. 18th Annual International Symposium on Computer Architecture, pp. 34-42, 1991.

Digital Library

[12]

K. Murakami, N. Irie, M. Kuga, and S. Tomita, "SIMP (Single Instruction Stream / Multiple Instruction Pipelining): A Novel High-Speed Single-Processor Architecture," Proc. 16th Annual Symposium on Computer Architecture, pp. 78-85, May 1989.

Digital Library

[13]

A. Nicolau and J. A. Fisher, "Measuring the Parallelism Available for Very Long Instruction Word Architectures," IEEE Transactions on Computers, vol. C-33, pp. 968-976, November 1984.

[14]

R.S. Nikhil and Arvind, "Can Dataflow Subsume von Neumann Computing?," Proc. 16th International Symposium on Computer Architecture, pp. 262-272, June 1989.

Digital Library

[15]

R.R. Oehler and R. D. Groves, "IBM RISC System/6000 Processor Architecture," IBM Journal of Research and Development, vol. 34, pp. 23-36, January 1990.

Digital Library

[16]

G.M. Papadopoulos and D. E. Culler, "Monsoon: An Explicit Token-Store Architecture," Proc. 17th Annual international Symposium on Computer Architecture, pp. 82- 91, May, 1990.

Digital Library

[17]

G.M. Papadopoulos and K. R. Traub, "Multithreading: A Revisionist View of Dataflow Architectures," Proc. 18th Annual International Symposium on Computer Architecture, pp. 342-351, 1991.

Digital Library

[18]

Y.N. Patt, W. W. Hwu, and M. Shebanow, "HPS, A New Microarchitecture: Rationale and Introduction," Proc. 18th Annual Workshop on Microprogramming, pp. 103- 108, December 1985.

Digital Library

[19]

J.E. Smith, "A Study of Branch Prediction Strategies," Proc. 8th International Symposium on Computer Architecture, pp. 135-148, May 1981.

Digital Library

[20]

J.E. Smith and A. R. Pleszkun, "Implementing Precise Interrupts in Pipelined Processors," IEEE Transactions on Computers, vol. 37, pp. 562-573, May 1988.

Digital Library

[21]

M.D. Smith, M. Johnson, and M. A. Horowitz, "Limits on Multiple Instruction Issue," Proc. ASPLOS III, pp. 290-302, 1989.

Digital Library

[22]

G. S. Sohi and M. Franklin, "High-Bandwidth Data Memory Systems for Superscalar Processors," Proc. AS- PLOS IV, pp. 53-62, 1991.

Digital Library

[23]

R.M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of Research and Development, pp. 25-33, January 1967.

Digital Library

[24]

D.W. Wall, "Limits of Instruction-Level Parallelism," Proc. ASPLOS IV, pp. 176-188, 1991.

Digital Library

Cited By

Daglis AUstiugov DNovaković SBugnion EFalsafi BGrot BHsu WYang CLipasti MLee H(2016)SABResThe 49th Annual IEEE/ACM International Symposium on Microarchitecture10.5555/3195638.3195646(1-13)Online publication date: 15-Oct-2016
https://dl.acm.org/doi/10.5555/3195638.3195646
Schneider BSharma KCuendet SZufferey GDillenbourg PPea R(2016)Using Mobile Eye-Trackers to Unpack the Perceptual Benefits of a Tangible User Interface for Collaborative LearningACM Transactions on Computer-Human Interaction10.1145/301200923:6(1-23)Online publication date: 9-Dec-2016
https://dl.acm.org/doi/10.1145/3012009
Ferdous HPloderer BDavis HVetere FO'hara K(2016)Commensality and the Social Use of Technology during Family MealtimeACM Transactions on Computer-Human Interaction10.1145/299414623:6(1-26)Online publication date: 3-Dec-2016
https://dl.acm.org/doi/10.1145/2994146
Show More Cited By

Index Terms

The expandable split window paradigm for exploiting fine-grain parallelsim
1. Computer systems organization
  1. Architectures
    1. Parallel architectures

Recommendations

The expandable split window paradigm for exploiting fine-grain parallelsim
Special Issue: Proceedings of the 19th annual international symposium on Computer architecture (ISCA '92)

We propose a new processing paradigm, called the Expandable Split Window (ESW) paradigm, for exploiting fine-grain parallelism. This paradigm considers a window of instructions (possibly having dependencies) as a single unit, and exploits fine-grain ...
Exploiting fine grain parallelism in prolog
The expandable split window paradigm for exploiting fine-grain parallelism
Instruction-level parallel processors

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISCA '92: Proceedings of the 19th annual international symposium on Computer architecture

May 1992

439 pages

ISBN:0897915097

DOI:10.1145/139669

Chairman:
Allan Gottlieb
New York Unvi., New York, NY

ACM SIGARCH Computer Architecture News Volume 20, Issue 2
Special Issue: Proceedings of the 19th annual international symposium on Computer architecture (ISCA '92)
May 1992
429 pages
ISSN:0163-5964
DOI:10.1145/146628
Editor:
Allan Gotlieb
New York Univ., New York, NY
Issue’s Table of Contents

Copyright © 1992 Authors.

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS: Computer Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1992

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ISCA92

Sponsor:

SIGARCH
IEEE-CS

ISCA92: International Conference on Computer Architecture

May 19 - 21, 1992

Queensland, Australia

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

89
Total Citations
View Citations
491
Total Downloads

Downloads (Last 12 months)84
Downloads (Last 6 weeks)16

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Daglis AUstiugov DNovaković SBugnion EFalsafi BGrot BHsu WYang CLipasti MLee H(2016)SABResThe 49th Annual IEEE/ACM International Symposium on Microarchitecture10.5555/3195638.3195646(1-13)Online publication date: 15-Oct-2016
https://dl.acm.org/doi/10.5555/3195638.3195646
Schneider BSharma KCuendet SZufferey GDillenbourg PPea R(2016)Using Mobile Eye-Trackers to Unpack the Perceptual Benefits of a Tangible User Interface for Collaborative LearningACM Transactions on Computer-Human Interaction10.1145/301200923:6(1-23)Online publication date: 9-Dec-2016
https://dl.acm.org/doi/10.1145/3012009
Ferdous HPloderer BDavis HVetere FO'hara K(2016)Commensality and the Social Use of Technology during Family MealtimeACM Transactions on Computer-Human Interaction10.1145/299414623:6(1-26)Online publication date: 3-Dec-2016
https://dl.acm.org/doi/10.1145/2994146
Nakaike TOdaira RGaudet MMichael MTomari H(2015)Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8ACM SIGARCH Computer Architecture News10.1145/2872887.275040343:3S(144-157)Online publication date: 13-Jun-2015
https://dl.acm.org/doi/10.1145/2872887.2750403
Ozkaya INord RKoziolek HAvgeriou P(2015)Toward Simpler, not Simplistic, Quantification of Software Architecture and MetricsACM SIGSOFT Software Engineering Notes10.1145/2815021.281503740:5(43-46)Online publication date: 14-Sep-2015
https://dl.acm.org/doi/10.1145/2815021.2815037
Falessi DCodabux ZRong GStamelos IFerreira WWiese IBarreiros EQuesada-Lopez CTsirakidis P(2015)Trends in empirical researchACM SIGSOFT Software Engineering Notes10.1145/2815021.281503440:5(30-35)Online publication date: 14-Sep-2015
https://dl.acm.org/doi/10.1145/2815021.2815034
Nakaike TOdaira RGaudet MMichael MTomari HMarr DAlbonesi D(2015)Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8Proceedings of the 42nd Annual International Symposium on Computer Architecture10.1145/2749469.2750403(144-157)Online publication date: 13-Jun-2015
https://dl.acm.org/doi/10.1145/2749469.2750403
Olukotun KHammond LWilley M(2014)Improving the performance of speculatively parallel applications on the Hydra CMPACM International Conference on Supercomputing 25th Anniversary Volume10.1145/2591635.2667177(277-286)Online publication date: 10-Jun-2014
https://dl.acm.org/doi/10.1145/2591635.2667177
Sharafeddine MJothi KAkkary H(2012)Disjoint out-of-order execution processorACM Transactions on Architecture and Code Optimization10.1145/2355585.23555929:3(1-32)Online publication date: 5-Oct-2012
https://dl.acm.org/doi/10.1145/2355585.2355592
Luo YZhai A(2012)Dynamically dispatching speculative threads to improve sequential executionACM Transactions on Architecture and Code Optimization10.1145/2355585.23555869:3(1-31)Online publication date: 5-Oct-2012
https://dl.acm.org/doi/10.1145/2355585.2355586
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents