Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

What is process window?

Published: 01 August 2010 Publication History

Abstract

Process window is a collection of values of process parameters that allow circuit to be manufactured and to operate under desired specifications. For instance, lithographic process window is typically defined as the set of {focus, exposure} points to control critical dimension (CD) variation to within 10%. One simple way visualizing it is using a Focus-Exposure Matrix (FEM) curve which plots exposure vs. defocus for a given linewidth tolerance. Maximal inscribed rectangle in this plot then represents the process window [1]. Of course, metrics can go beyond linewidth (e.g., sidewall angle) as can process variables (e.g., overlay, temperature). Furthermore, the overall process window for a design will be intersection or overlap of process windows for all different layout patterns existing in the design (e.g., isolated vs. dense lines) [2].

References

[1]
}}Anatoly Bourov, Sergei V. Postnikov, and Kevin Lucas, "Lithographic process window analysis by statistical means", Proc. SPIE 4689, 484 (2002). 12.473487.
[2]
}}P. Gupta, A. B. Kahng and C.-H. Park, "Detailed Placement for Enhanced Control of Resist and Etch CDs", IEEE Transactions on Computer-Aided Design 26(12) 2007, pp. 2144--2157.
[3]
}}T.-B. Chan, A. A. Kagalwalla, and P. Gupta, "Measurement and Optimization of Electrical Process Window," in Proc. SPIE, February 2010.
[4]
}}T.-B. Chan, R. S. Ghaida, and P. Gupta, "Electrical Modeling of Lithographic Imperfections," in Proc. IEEE/ACM VLSI Design Conference, 2010.
[5]
}}NIST/SEMATECH e-Handbook of Statistical Methods, http://www.itl.nist.gov/div898 /handbook/
[6]
}}Mohamed Al-Imam, Andres Torres, Jean-Marie Brunet, Moutaz Fakhry, and Rami Fathy, "Optimization of process window simulations for litho-friendly design framework", Proc. SPIE 6349, 2006.
[7]
}}Jaione Tirapu Azpiroz, Azalia Krasnoperova, Shahab Siddiqui, Kenneth Settlemyer, Ioana Graur, Ian Stobert, and James M. Oberschmidt, "Improving yield through the application of process window OPC", Proc. SPIE 7274, 2009.
[8]
}}Yu Cao, Yen-Wen Lu, Luoqi Chen, and Jun Ye, "Optimized hardware and software for fast full-chip simulation", Proc. SPIE 5754, 407 (2004)
[9]
}}Scott M. Mansfield, Lars W. Liebmann, Antoinette F. Molless, and Alfred K. K. Wong, "Lithographic comparison of assist feature design strategies", Proc. SPIE 4000, 2000.
[10]
}}Ji-Suk Hong, Dong-Hyun Kim, Sang-Wook Kim, Moon-Hyun Yoo, and Jeong-Taek Kong, "New OPC methods to increase process margin for sub-70nm devices", Proc. SPIE 5756, 2005.

Cited By

View all
  • (2022)Sub-Resolution Assist Feature Generation with Reinforcement Learning and Transfer LearningProceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design10.1145/3508352.3549388(1-9)Online publication date: 30-Oct-2022
  • (2022)DeePattern: Layout Pattern Generation With Transforming Convolutional Auto-EncoderIEEE Transactions on Semiconductor Manufacturing10.1109/TSM.2021.313935435:1(67-77)Online publication date: Feb-2022
  • (2019)DeePatternProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3317795(1-6)Online publication date: 2-Jun-2019
  • Show More Cited By

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM SIGDA Newsletter
ACM SIGDA Newsletter  Volume 40, Issue 8
August 2010
2 pages
ISSN:0163-5743
DOI:10.1145/1866975
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 August 2010
Published in SIGDA Volume 40, Issue 8

Check for updates

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)19
  • Downloads (Last 6 weeks)0
Reflects downloads up to 25 Jan 2025

Other Metrics

Citations

Cited By

View all
  • (2022)Sub-Resolution Assist Feature Generation with Reinforcement Learning and Transfer LearningProceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design10.1145/3508352.3549388(1-9)Online publication date: 30-Oct-2022
  • (2022)DeePattern: Layout Pattern Generation With Transforming Convolutional Auto-EncoderIEEE Transactions on Semiconductor Manufacturing10.1109/TSM.2021.313935435:1(67-77)Online publication date: Feb-2022
  • (2019)DeePatternProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3317795(1-6)Online publication date: 2-Jun-2019
  • (2018)Subresolution Assist Feature Generation With Supervised Data LearningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.274802937:6(1225-1236)Online publication date: Jun-2018
  • (2016)A Machine Learning Based Framework for Sub-Resolution Assist Feature GenerationProceedings of the 2016 on International Symposium on Physical Design10.1145/2872334.2872357(161-168)Online publication date: 3-Apr-2016
  • (2015)What is the Process Window for Semi-solid Processing?Metallurgical and Materials Transactions A10.1007/s11661-015-3185-947:1(1-5)Online publication date: 5-Nov-2015

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media