Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU

Published: 30 December 2014 Publication History

Abstract

Reversible logic is emerging as a prospective logic design style for implementing ultra-low-power VLSI circuits. It promises low-power consuming circuits by nullifying the energy dissipation in irreversible logic. On the other hand, as a potential alternative to CMOS technology, Quantum-dot Cellular Automata (QCA) promises energy efficient digital design with high device density and high computing speed. The integration of reversible logic in QCA circuit is expected to be effective in addressing the issue of energy dissipation at nano scale regime. This work targets the design of reversible ALU (arithmetic logic unit) in QCA framework and proposes a new “Reversible QCA” (RQCA). The primary design focus is on optimizing the number of reversible gates, quantum cost and the garbage outputs that are the most important hindrances in realizing reversible logic. Besides optimization, the fault coverage capability of RQCA under missing/additional cell deposition defects is analysed. The scope of reversible logic is further outstretched by introducing a novel DFT (design for testability) architecture around the reversible ALU that reduces testing overhead. The performance of proposed ALU is evaluated, subjected to different faults, and is established to be more effective than the existing ALU.

References

[1]
Islamshah Amlani, Alexei O. Orlov, Geza Toth, Gary H. Bernstein, Craig S. Lent, and Gregory L. Snider. 1999. Digital logic gate using quantum-dot cellular automata. Science 284, 5412, 289--291.
[2]
C. H. Bennett. 1973. Logical reversibility of computation. IBM J. Res. Devel. 525--532.
[3]
P. Oscar Boykin and Vwani P. Roychowdhury. 2005. Reversible fault-tolerant logic. In Proceedings of the International Conference on Dependable Systems and Networks (DSN'05). 444--453.
[4]
Amir Fijany and Benny N. Toomarian. 2001. New design for quantum dots cellular automata to obtain fault tolerant logic gates. Int. J. Nanoparticle Res. 3, 1, 27--37.
[5]
E. Fredkin and T. Toffoli. 1982. Conservative logic. Int. J. Theoret. Phys. 21, 219--253.
[6]
Swaroop Ghosh and Kaushik Roy. 2008. Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC'08). 635--640.
[7]
Zhijin Guan, Wenjuan Li, Weiping Ding, Yueqin Hang, and Lihui Ni. 2011. An arithmetic logic unit design based on reversible logic gates. In Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PacRim'11). 925--931.
[8]
Pallav Gupta, Abhinav Agrawal, and Niraj K. Jha. 2006. An algorithm for synthesis of reversible logic circuits. IEEE Trans. Comput.-Aided Des. Integ. Circ. Syst. 25, 11.
[9]
William N. N. Hung, Xiaoyu Song, Guowu Yang, Jin Yang, and Marek Perkowski. 2006. Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Trans. Comput.-Aided Des. Integ. Circ. Syst. 25, 9, 1652--1663.
[10]
ISCAS 2004. IEEE International Symposium on Circuit and Systems. (2004). “QCA: A promising research area for CAS society”.
[11]
Pawel Kerntopf. 2002. Synthesis of multipurpose reversible logic gates. In Proceedings of the Euromicro Symposium DSD. IEEE, 259--267.
[12]
Avinash G. Keskar and Vishal R. Satpute. 2011. Design of eight bit novel reversible arithmetic and logic unit. In Proceedings of the 4th International Conference on Emerging Trends in Engineering and Technology (ICETET'11). 227--232.
[13]
R. Landauer. 1961. Irreversibility and heat generation in the computational process. IBM J. Res. Devel. 5, 183--191.
[14]
C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein. 1993. Quantum cellular automata. Nanotechnology 4, 49--57.
[15]
Xiaojun Ma, Jing Huang, and Fabrizio Lombardi. 2008. A model for computing and energy dissipation of molecular QCA devices and circuits. J. Emerg. Technol. Comput. Syst. 3, 4, Article 3, 30.
[16]
Mariam Momenzadeh, Jing Huang, Mehdi B. Tahoori, and Fabrizio Lombardi. 2005a. Characterization, test and logic synthesis of And-Or-Inverter (AOI) gate design for QCA implementation. IEEE Trans. Comput.-Aided Des. Integ. Circ. Syst. 24, 12, 1881--1893.
[17]
Mariam Momenzadeh, Marco Ottavi, and Fabrizio Lombardi. 2005b. Modeling QCA defects at molecular-level in combinational circuits. In Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05). 208--216.
[18]
Matthew Arthur Morrison. 2012. Design of a reversible alu based on novel reversible logic structures. Master's thesis. Department of Computer Science and Engineering, University of South Florida.
[19]
S. F. Murphy, M. Ottavi, M. Frank, and E. DeBenedictis. 2006. On the design of reversible QDCA systems. Techn. Rep. SAND2006-5990.
[20]
Michael Nachtigal, Himanshu Thapliyal, and Nagarajan Ranganathan. 2010. Design of a reversible single precision floating point multiplier based on operand decomposition. In Proceedings of the IEEE Conference on Nanotechnology (IEEE-NANO'10). 233--237.
[21]
Mark Oskin, Frederic T. Chong, and Isaac L. Chuang. 2002. A practical architecture for reliable quantum computers. Computer 35, 1, 79--87.
[22]
Marco Ottavi, Luca Schtano, Fabrizio Lombardi, and Dougals Tougaw. 2006. HDLQ: A HDL environment for QCA design. ACM J. Emerg. Tech. 2, 4, 243261.
[23]
Zachary D. Patitz, Nohpill Park, Minsu Choi, and Fred J. Meyer. 2005. QCA-based majority gate design under radious of effect-induced faults. In Proceedings of the 20th International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05). IEEE.
[24]
Asher Peres. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 3266--3276. Issue 6.
[25]
Marek Perkowski, Martin Lukac, Pawel Kerntopf, Mikhail Pivtoraiko, Dongsoo Lee, Hyungock Kim, Woong Hwangbo, Jung wook Kim, and Yong Woo Choi. 2002. A hierarchical approach to computer-aided design of quantum circuits. In Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technology. 201--209.
[26]
Jie Ren and Vasili K. Semenov. 2011. Progress with physically and logically reversible superconducting digital circuits. IEEE Trans. Appl. Superconduct. 21, 3, 780--786.
[27]
Bibhash Sen, Mamata Dalui, and Biplab K Sikdar. 2010. Fault tolerant QCA logic design with coupled majority-minority gate. Int. J. Comput. Appl. 1, 29, 81--87.
[28]
Bibhash Sen, Manojit Dutta, Debajyoty Banik, Dipak K Singh, and Biplab K Sikdar. 2012. Design of fault tolerant reversible arithmetic logic unit in QCA. In Proceedings of the International Symposium on Electronic System Design (ISED'12). 241--245.
[29]
John A. Smolin and David P. Divincenzo. 1995. Five two-bit quantum gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A 53, 2855--2856.
[30]
Saket Srivastava, Sudeep Sarkar, and Sanjukta Bhanja. 2009. Estimation of upper bound of power dissipation in QCA circuits. IEEE Trans. Nanotech. 8, 1, 116--127.
[31]
Y. Syamala and A. V. N. Tilak. 2011. Reversible arithmetic logic unit. In Proceedings of the 3rd International Conference on Electronics Computer Technology (ICECT'11), vol. 5, 207--211.
[32]
Mehdi B. Tahoori, Jing Huang, Mariam Momenzadeh, and Fabrizio Lombardi. 2004. Testing of quantum cellular automata. IEEE Trans. Nanotech. 3, 4, 432--44.
[33]
Himanshu Thapliyal and Nagarajan Ranganathan. 2010. Reversible logic-based concurrently testable latches for molecular QCA. IEEE Trans. Nanotech. 9, 1, 62--69.
[34]
Himanshu Thapliyal, Nagarajan Ranganathan, and Saurabh Kotiyal. 2012. Design of testable reversible sequential circuits. IEEE Trans. VLSI.
[35]
Michael Kirkedal Thomsen, Robert Glck, and Holger Bock Axelsen. 2010. Reversible arithmetic logic unit for quantum arithmetic. J. Phys. A: Math. Theoret. 43, 38, 382002.
[36]
John Timler and Craig S. Lent. 2002. Power gain and dissipation in quantum-dot cellular automata. J. Appl. Phys. 91, 2, 823--831.
[37]
Tommaso Toffoli. 1980. Reversible computing. Tech. rep. MIT/LCS/TM-151.
[38]
Yvan Van Rentergem and Alexis De Vos. 2005. Optimal design of a reversible full adder. Int J. Unconvent. Comput. 1, 339--355.
[39]
Konrad Walus, Timothy J. Dysart, Graham A. Jullien, and R. Arief Budiman. 2004. QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata. IEEE Trans. Nanotech. 3, 1, 26--29.
[40]
Xiaokuo Yang, Li Cai, Shuzhao Wang, Zhuo Wang, and Chaowen Feng. 2012. Reliability and performance evaluation of QCA devices with rotation cell defect. IEEE Trans. Nanotech. 11, 5, 1009--1018.

Cited By

View all
  • (2024)Optimal Computational Modeling and Simulation of QCA Reversible Gates for Information Reliability in Nano-Quantum CircuitsNanomaterials10.3390/nano1417146014:17(1460)Online publication date: 8-Sep-2024
  • (2024)Multi-Layer QCA Reversible Full Adder-Subtractor Using Reversible Gates for Reliable Information Transfer and Minimal Power Dissipation on Universal Quantum ComputerApplied Sciences10.3390/app1419888614:19(8886)Online publication date: 2-Oct-2024
  • (2024)Fault-tolerant universal reversible gate design in QCA nanotechnologye-Prime - Advances in Electrical Engineering, Electronics and Energy10.1016/j.prime.2024.1004357(100435)Online publication date: Mar-2024
  • Show More Cited By

Index Terms

  1. Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU

      Recommendations

      Comments

      Information & Contributors

      Information

      Published In

      cover image ACM Journal on Emerging Technologies in Computing Systems
      ACM Journal on Emerging Technologies in Computing Systems  Volume 11, Issue 3
      Special Issue on Computational Synthetic Biology and Regular Papers
      December 2014
      219 pages
      ISSN:1550-4832
      EISSN:1550-4840
      DOI:10.1145/2711453
      Issue’s Table of Contents
      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Journal Family

      Publication History

      Published: 30 December 2014
      Accepted: 01 April 2014
      Revised: 01 January 2014
      Received: 01 September 2013
      Published in JETC Volume 11, Issue 3

      Permissions

      Request permissions for this article.

      Check for updates

      Author Tags

      1. Quantum-dot cellular automata
      2. fault tolerance
      3. reversible arithmetic logic unit
      4. reversible computing
      5. reversible multiplexer

      Qualifiers

      • Research-article
      • Research
      • Refereed

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)8
      • Downloads (Last 6 weeks)2
      Reflects downloads up to 13 Jan 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2024)Optimal Computational Modeling and Simulation of QCA Reversible Gates for Information Reliability in Nano-Quantum CircuitsNanomaterials10.3390/nano1417146014:17(1460)Online publication date: 8-Sep-2024
      • (2024)Multi-Layer QCA Reversible Full Adder-Subtractor Using Reversible Gates for Reliable Information Transfer and Minimal Power Dissipation on Universal Quantum ComputerApplied Sciences10.3390/app1419888614:19(8886)Online publication date: 2-Oct-2024
      • (2024)Fault-tolerant universal reversible gate design in QCA nanotechnologye-Prime - Advances in Electrical Engineering, Electronics and Energy10.1016/j.prime.2024.1004357(100435)Online publication date: Mar-2024
      • (2024)Advancing nanoscale computing: Efficient reversible ALU in quantum-dot cellular automataNano Communication Networks10.1016/j.nancom.2024.10049840(100498)Online publication date: Jul-2024
      • (2024)Design and power optimization of a QCA-based universal reversible logic gate architecture using cell interaction approachMicroelectronics Reliability10.1016/j.microrel.2024.115446159(115446)Online publication date: Aug-2024
      • (2024)Optimized design and investigation of novel reversible toffoli and peres gates using QCA techniquesMeasurement: Sensors10.1016/j.measen.2024.10103632(101036)Online publication date: Apr-2024
      • (2023)Novel Quantum-Dot Cellular Automata-Based Gate Designs for Efficient Reversible ComputingSustainability10.3390/su1503226515:3(2265)Online publication date: 26-Jan-2023
      • (2023)Comprehensive and Comparative Analysis of QCA-based Circuit Designs for Next-generation ComputationACM Computing Surveys10.1145/362293256:5(1-36)Online publication date: 25-Nov-2023
      • (2023)Reversible Gates: A Paradigm Shift in ComputingIEEE Open Journal of Circuits and Systems10.1109/OJCAS.2023.33055574(241-257)Online publication date: 2023
      • (2023)Design and Implementation of Novel Reversible Full Adder using QCA2023 7th International Conference on Computing Methodologies and Communication (ICCMC)10.1109/ICCMC56507.2023.10084152(1460-1465)Online publication date: 23-Feb-2023
      • Show More Cited By

      View Options

      Login options

      Full Access

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media