research-article

VisualNoC: A Visualization and Evaluation Environment for Simulation and Mapping

Authors:

Masoumeh Ebrahimi,

Guangjun LiAuthors Info & Claims

MES '16: Proceedings of the Third ACM International Workshop on Many-core Embedded Systems

Pages 18 - 25

https://doi.org/10.1145/2934495.2949544

Published: 19 June 2016 Publication History

Abstract

Simulation is the most common approach to evaluate Network on Chip (NoC) designs and many simulators at different abstraction levels have been developed so far. However, researchers have to spend a considerable amount of time and effort to debug, analyze, and extract meaningful information from the simulator reports. In this work, we propose a full-system visualization framework, called VisualNoC, that support both network simulation and task mapping. VisualNoC operates in a cycle-accurate mode and is based on an event-based trace model which can record the behaviors of routers, processing elements and packets. The visualization interface can provide efficient debugging and analysis platform by representing the simulation process and results in a variety of ways. One of the main features of VisualNoC is providing an intuitive way of analyzing the efficiency of different mapping algorithms that helps in finding bottlenecks and optimizing the design.

References

[1]

H. Hsin, E. Chang, C. Lin, and A.-Y. Wu, "Ant colony optimization-based fault-aware routing in mesh-based network-on-chip systems," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 11, pp. 1693--1705, 2014.

[2]

E. Carvalho, N. Calazans, and F. Moraes, "Heuristics for dynamic task mapping in noc-based heterogeneous mpsocs," in Rapid System Prototyping, 2007. RSP 2007. 18th IEEE/IFIP International Workshop on. IEEE, 2007, pp. 34--40.

Digital Library

[3]

M. Fattah, M. Ramirez, M. Daneshtalab, P. Liljeberg, and J. Plosila, "Cona: Dynamic application mapping for congestion reduction in many-core systems," in Computer Design (ICCD), 2012 IEEE 30th International Conference on. IEEE, 2012, pp. 364--370.

Digital Library

[4]

L.-T. Huang, H. Dong, J.-S. Wang, M. Daneshtalab, and G.-J. Li, "Wena: Deterministic run-time task mapping for performance improvement in many-core embedded systems," Embedded Systems Letters, IEEE, vol. 7, no. 4, pp. 93--96, 2015.

[5]

E. A. Carara, R. P. De Oliveira, N. L. Calazans, and F. G. Moraes, "Hemps-a framework for noc-based mpsoc generation," in Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on. IEEE, 2009, pp. 1345--1348.

[6]

M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood, "Multifacet's general execution-driven multiprocessor simulator (gems) toolset," ACM SIGARCH Computer Architecture News, vol. 33, no. 4, pp. 92--99, 2005.

Digital Library

[7]

V. Catania, A. Mineo, S. Monteleone, M. Palesi, and D. Patti, "Noxim: an open, extensible and cycle-accurate network on chip simulator," in Application-specific Systems, Architectures and Processors (ASAP), 2015 IEEE 26th International Conference on. IEEE, 2015, pp. 162--163.

[8]

N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha, "Garnet: A detailed on-chip network model inside a full-system simulator," in Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on. IEEE, 2009, pp. 33--42.

[9]

F. Moraes, N. Calazans, A. Mello, L. Möller, and L. Ost, "Hermes: an infrastructure for low area overhead packet-switching networks on chip," INTEGRATION, the VLSI journal, vol. 38, no. 1, pp. 69--93, 2004.

Digital Library

[10]

D. Ghosh, P. Ghosal, and S. Mohanty, "A highly parameterizable simulator for performance analysis of noc architectures," in Information Technology (ICIT), 2014 International Conference on, 2014, pp. 311--315.

Digital Library

[11]

https://www.ice.rwth-aachen.de/research/tools-projects/grace/visualization/.

[12]

https://www.academia.edu/2805883/ATLAS-An_Environment_for_NoC_Generation_and_Evaluation, Tech. Rep.

[13]

P. Gottschling, H. Ying, and K. Hofmann, "Gsnoc ui-a comfortable graphical user interface for advanced design and evaluation of 3-dimensional scalable networks-on-chip," in 2012 International Conference on High Performance Computing and Simulation (HPCS), 2012, pp. 261--267.

[14]

L. MoÌĹller, L. Indrusiak, and M. Glesner, "Nocscope: A graphical interface to improve networks-on-chip monitoring and design space exploration," in 4th International Design and Test Workshop (IDT), 2009, pp. 1--6.

[15]

http://nocvision.eecs.umich.edu/.

[16]

R. P. Dick, D. L. Rhodes, and W. Wolf, "Tgff: task graphs for free," in Proceedings of the 6th international workshop on Hardware/software codesign. IEEE Computer Society, 1998, pp. 97--101.

Digital Library

[17]

O. Sinnen, Task scheduling for parallel systems. John Wiley & Sons, 2007, vol. 60.

Digital Library

[18]

L. Huang, J. Wang, M. Ebrahimi, M. Daneshtalab, X. Zhang, G. Li, and A. Jantsch, "Non-blocking testing for network-on-chip," IEEE Transactions on Computers, vol. 65, no. 3, pp. 679--692, March 2016.

Digital Library

[19]

F. Farahnakian, M. Ebrahimi, M. Daneshtalab, P. Liljeberg, and J. Plosila, "Q-learning based congestion-aware routing algorithm for on-chip network," in Networked Embedded Systems for Enterprise Applications (NESEA), 2011 IEEE 2nd International Conference on, Dec 2011, pp. 1--7.

Digital Library

Cited By

Wang SYan HIsaacs KSun Y(2023)Visual Exploratory Analysis for Designing Large-Scale Network-on-Chip Architectures: A Domain Expert-Led Design StudyIEEE Transactions on Visualization and Computer Graphics10.1109/TVCG.2023.333717330:4(1970-1983)Online publication date: 28-Nov-2023
https://dl.acm.org/doi/10.1109/TVCG.2023.3337173
Chen KTsai CLiao YXu HEbrahimi M(2021)A Lego-Based Neural Network Design Methodology With Flexible NoCIEEE Journal on Emerging and Selected Topics in Circuits and Systems10.1109/JETCAS.2021.312539911:4(711-724)Online publication date: Dec-2021
https://doi.org/10.1109/JETCAS.2021.3125399
Huang LYuan CWang JEbrahimi MXie XLi Q(2020)ECDR2: Error Corrector and Detector Relocation Router for Network-on-ChipIEEE Transactions on Computers10.1109/TC.2020.2991749(1-1)Online publication date: 2020
https://doi.org/10.1109/TC.2020.2991749
Show More Cited By

Recommendations

A lifetime-aware mapping algorithm to extend MTTF of networks-on-chip
ASPDAC '18: Proceedings of the 23rd Asia and South Pacific Design Automation Conference

Fast aging of components has become one of the major concerns in Systems-on-Chip with further scaling of the submicron technology. This problem accelerates when combined with improper working conditions such as unbalanced components' utilization. ...
Optimized mapping algorithm to extend lifetime of both NoC and cores in many-core system
Abstract
Fast aging of components has become one of the major concerns in Systems-on-Chip with further scaling of the submicron technology, which is accelerated when the working conditions are improper, such as unbalanced components’ ...
Highlights
- Fast aging of components has become the major concerns in many-core system with scaling of the submicron technology.
Invited paper: Network-on-Chip design and synthesis outlook

With the growing complexity in consumer embedded products, new tendencies forecast heterogeneous Multi-Processor Systems-On-Chip (MPSoCs) consisting of complex integrated components communicating with each other at very high-speed rates. ...

Comments

Information & Contributors

Information

Published In

cover image ACM Other conferences

MES '16: Proceedings of the Third ACM International Workshop on Many-core Embedded Systems

June 2016

35 pages

ISBN:9781450342629

DOI:10.1145/2934495

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

Univ. Turku: University of Turku

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 June 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

MES '16

MES '16: International Workshop on Many-core Embedded Systems

June 19, 2016

Seoul, Republic of Korea

Acceptance Rates

Overall Acceptance Rate 5 of 21 submissions, 24%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
149
Total Downloads

Downloads (Last 12 months)7
Downloads (Last 6 weeks)1

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Wang SYan HIsaacs KSun Y(2023)Visual Exploratory Analysis for Designing Large-Scale Network-on-Chip Architectures: A Domain Expert-Led Design StudyIEEE Transactions on Visualization and Computer Graphics10.1109/TVCG.2023.333717330:4(1970-1983)Online publication date: 28-Nov-2023
https://dl.acm.org/doi/10.1109/TVCG.2023.3337173
Chen KTsai CLiao YXu HEbrahimi M(2021)A Lego-Based Neural Network Design Methodology With Flexible NoCIEEE Journal on Emerging and Selected Topics in Circuits and Systems10.1109/JETCAS.2021.312539911:4(711-724)Online publication date: Dec-2021
https://doi.org/10.1109/JETCAS.2021.3125399
Huang LYuan CWang JEbrahimi MXie XLi Q(2020)ECDR2: Error Corrector and Detector Relocation Router for Network-on-ChipIEEE Transactions on Computers10.1109/TC.2020.2991749(1-1)Online publication date: 2020
https://doi.org/10.1109/TC.2020.2991749
(Jimmy) Chen KEbrahimi MWang TYang YLiao Y(2020)A NoC-based simulator for design and evaluation of deep neural networksMicroprocessors & Microsystems10.1016/j.micpro.2020.10314577:COnline publication date: 1-Sep-2020
https://dl.acm.org/doi/10.1016/j.micpro.2020.103145
Wang JEbrahimi MHuang LXie XLi QLi GJantsch A(2019)Efficient Design-for-Test Approach for Networks-on-ChipIEEE Transactions on Computers10.1109/TC.2018.286594868:2(198-213)Online publication date: 17-Jul-2019
https://dl.acm.org/doi/10.1109/TC.2018.2865948
Jiang SWu QChen SWang JEbrahimi MHuang LLi QShin Y(2018)Optimizing dynamic mapping techniques for on-line NoC testProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201655(227-232)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201655
Huang LChen SWu QEbrahimi MWang JJiang SLi QShin Y(2018)A lifetime-aware mapping algorithm to extend MTTF of networks-on-chipProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201638(147-152)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201638
Jiang SWu QChen SWang JEbrahimi MHuang LLi Q(2018)Optimizing dynamic mapping techniques for on-line NoC test2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2018.8297310(227-232)Online publication date: Jan-2018
https://doi.org/10.1109/ASPDAC.2018.8297310
Huang LChen SWu QEbrahimi MWang JJiang SLi Q(2018)A lifetime-aware mapping algorithm to extend MTTF of Networks-on-Chip2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)10.1109/ASPDAC.2018.8297297(147-152)Online publication date: Jan-2018
https://doi.org/10.1109/ASPDAC.2018.8297297
Chu TSato SKise K(2017)Fast and Cycle-Accurate Emulation of Large-Scale Networks-on-Chip Using a Single FPGAACM Transactions on Reconfigurable Technology and Systems10.1145/315175810:4(1-27)Online publication date: 13-Dec-2017
https://dl.acm.org/doi/10.1145/3151758

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents