Cited By
View all- Cheng XWang YDing WLou HLi P(2024)Leveraging Bit-Serial Architectures for Hardware-Oriented Deep Learning Accelerators with Column-Buffering DataflowElectronics10.3390/electronics1307121713:7(1217)Online publication date: 26-Mar-2024
- Liu YZhang YHao XChen LNi MChen MChen R(2024)Design of a Convolutional Neural Network Accelerator Based on On-Chip Data ReorderingElectronics10.3390/electronics1305097513:5(975)Online publication date: 4-Mar-2024
- Tong HHan KHan SLuo Y(2024)Design of a Generic Dynamically Reconfigurable Convolutional Neural Network Accelerator with Optimal BalanceElectronics10.3390/electronics1304076113:4(761)Online publication date: 14-Feb-2024
- Show More Cited By